Roger Brown
09. APR .90

MGR TECHNICAL REFERENCE

Silicon Graphics, Inc.

Revision 1 .0

11127189

Silicon Graphics Confidential

First Edition (November 1989)

The following paragraph does not apply to the United Kingdom **or any country where such provisions are inconsistent with local law:**
SILICON GRAPHICS CORPORATION PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer of express or implied warranties in certain transactions, therefore this Statement may not apply to you.

This publication could contain technical inaccuracies or typographical errors. Changes are periodically made to this information herein; these changes will be incorporated in new editions of the publication. SGI may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time.

It is possible that this publication may contain reference to, or information about, SGI products (machines, adapter cards and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that SGI intends to announce such SGI products, programming, or services in your country.

THE PUBLICATION OF THE INFORMATION CONTAINED HEREIN IS NOT **INTENDED TO AND DOES** NOT CONVEY ANY RIGHTS OR LICENSES, EXPRESS OR IMPLIED, UNDER ANY SGI PATENTS, COPYRIGHTS, TRADEMARKS, MASK WORKS OR ANY OTHER INTELLECTUAL PROPERTY RIGHTS.

Rights for copies of this publication and for technical information about SGI products should be made to your SGI Authorized Dealer or your SGI Marketing Representative.

(c) Copyright Silicon Graphics Corporation 1989. All rights reserved. No part of this work may be reproduced or distributed in any form or by any means without prior written permission in writing from the SGI Corporation

Written by Ed Cox with great assistance from the SGI Personal System Division and Entry System Division engineering team.

Table of Contents

CHAPTER 1 Overview 1-1

CHAPTER 2 Hardware Configurations 2-1

Base Configuration 2-1
MGE2 Card Description 2-1
MRV2 Card Description 2-2
MDE1 Card Description 2-3
MZB1 Card Description 2-3
Enhanced Configuration 2-3
MEV2 Card Description 2-4

CHAPTER 3 Host Interface Subsystem 3-1

External Interfaces 3-1
MCA Bus Interface 3-1
Local Bus Interface 3-2
Major Components 3-2
Eddy module 3-3
Address Decode 3-3
Programmable Option Select Registers 3-4
Control / Status Registers 3-4
VPD PROM 3-5
Multi-Phase Clocks 3-7
MCA Bus Drivers 3-7
Registers 3-7
Programmable Option Select (POS) Registers 3-7
MGR Identification Register (POS 0 and POS 1) 3-8
Card Enable and Device Configuration Register (POS 2). 3-9
Vital Product Data (VPD) Register (POS 3) 3-10
Functional Enables and Configuration Register (POS 4). 3-11
Channel Check and Arbitration Level Register (POS 5). 3-14
Channel Check Status / Sub-Address Register (POS 6). 3-15
Vital Product Data Card Address Register (POS 7). 3-16
Control / Status Registers 3-17
Channel 0 DMA Source/Destination Address Register.. 3-18
Channel 0 DMA Transfer Length Count Register 3-19
Channel 0 DMA Control/Status Register 3-20
Interrupt Mask Register 3-22
Interrupt Status Register 3-24
Reset Register.. 3-26
Local Command FIFO Address 3-27

Diagnostic Control Register 3-28
Channel 1 DMA Source/Destination Address Register.. 3-29
Channel 1 DMA Transfer Length Count Register 3-30
Channel 1 DMA Control/Status Register 3-31
Interrupts 3-33
Basic Operations 3-35
MCA Bus to Local Bus Translation 3-35
POS Register Operations 3-35
Interrupt Operations 3-36
DMA Operations 3-36
Hardware Reset Operations 3-36
Diagnostics Operations 3-37
Programming Considerations 3-37
POS Register Programming Considerations 3-37
MGR Adapter Description File Example 3-37
MGR Memory Mapped I/O Programming Considerations 3-39
Adapter Reset Programming Considerations 3-40
DMA Programming Considerations 3-40
Interrupt Programming Considerations 3-41
Status Polling Programming Considerations 3-42

CHAPTER 4 Geometry Subsystem 4-1

External Interfaces 4-1
Host Interface Subsystem Interface 4-1
Raster Subsystem Interface 4-1
Display Subsystem Interface 4-1
Major Components 4-2
HQ1 Chip 4-3
I/O Management Unit. 4-3
Handshake Control Unit 4-6
Stall Control Unit 4-7
PC Control Unit 4-7
MEMPTR Control Unit. 4-8
REPTR Control Unit 4-8
FIFO 4-8
Tag FIFO 4-8
Data FIFO 4-8
Weitek 3132 4-9
Microcode Code RAM 4-9
Microcode Data Ram 4-9
Utility Bus Buffer 4-9
GE Data Bus Buffer 4-9

GRF1 Gate Array 4-9
Registers 4-10
HQ Middle Address (MAR) Register 4-11
HQ Middle Address Most Significant Bit (HQMMSB) Register 4-12
HQ Program Counter (PC) Register.. 4-13
HQ Previous PC Register 4-14
HQ Memptr Register 4-15
HQ Temp Memptr Register 4-16
HQ REptr Register 4-17
HQ DMA Count Register 4-18
Weitek Registers.. 4-19
Interrupts 4-20
FIFO Half-Full Interrupt 4-20
GE Interrupt 4-20
GE5 Basii Operations 4-21
Microcode Operational Level 4-21
3D Graphics Operations 4-23
Graphics Resource Management 4-24
Window Management 4-25
Graphics Context Management 4-28
Coordinate Transformations 4-31
Drawing World Coordinate 3D Geometric Objects.. 4-33
Current Graphics Position 4-33
Point Drawing 4-34
Line and Poiyline Drawing 4-35
Closed PolyLine Drawing 4-38
Filled Polygon Drawing 4-39
Triangle Mesh Drawing 4-42
Curve Drawing 4-43
NURBS Drawing 4-44
Screen Aligned Box Drawing 4-45
Character Drawing 4-46
Drawing Screen Coordinate 2D Objects 4-47
Fast 2D Line Drawing 4-48
Pixel Reads and Writes 4-49
Reading Pixels 4-50
Writing Pixels 4-50
Lighting Modes 4-51
Bounding Box Support 4-53
Feedback Support 4-54
Picking and Selecting Support 4-56
GE5 Pixel Rendering Support 4-57
Pixel Format and Attribute Support 4-58

Z Buffer Support 4-60
Miscellaneous Support 4-62
Programming Considerations 4-64
Hardware Component Programming 4-65
MGR Base Address Programming 4-66
HQ1 Register Programming 4-67
HQ1 Command Programming 4-69
Finish Flag Programming 4-70
Microcode Code RAM Programming 4-72
Microcode Data Ram Programming 4-73
GE and FIFO Half-Full Interrupt Programming 4-74
FIFO Programming 4-75
Initialization Programming 4-78
Microcode Download Programming 4-80
New Context Initialization Programming 4-85
3D Graphics Programming 4-88
Coordinate Transformation Programming 4-89
Projection Matrix Programming 4-90
Viewing Matrix Programming 4-92
Modeling Matrix Programming 4-94
Viewport Programming 4-98
Pixel Format and Attribute Programming 4-98
Frame Buffer Bitplane Programming 4-98
PUP Bitplane Programming 4-I 02
UAUX Bitplane Programming 4-104
WID Bitplane Programming 4-I 06
Z Buffer Programming 4-I 08
Pixel DMA Programming 4-110
Window and Context Management Programming 4-I 22
Saved Context Programming 4-I 22
Window Origin Programming 4-I 22
Hardware Screen Mask Programming 4-123
WID Checking Management Programming 4-123
WID Bitplane Management Programming 4-123
Piece List Programming 4-123
Context Switch Programming 4-I 24

CHAPTER 5 TOKEN DEFINITIONS 5-1

GE-ABNORMAL 5-2
GE_ANTI ALIAS 5-3
GE_AUXWRITEMASK 5-4
GE_BACKFACE 5-5

GE_BEGINBBOX 5-6
GE_BEGINMESH 5-7
GE_CLOSEDUNE 5-8
GE_CMOV2 5-9
GE_CMOV2I **5-10**
GE_CMOV3 ..... 5-I 1
GE_CMOV3I 5-12
GE_CMOV4 5-13
GE_CMOV4I 5-14
GE_COLOR **5-15**
GE_COLORF **5-16**
GE_COMPOSEMATRIX 5-17
GE-CONCAVE **5-18**
GE_COPYMATRIX 5-I 9
GE_CTX0 5-20
GE_CTX1 5-21
GE_CURRENTWID 5-24
GE_CURVEIT 5-25
GE_CZCLEAR 5-26
GE-DATA 5-28
GE_DEPTHCUE 5-29
GE_DEPTHFN 5-30
GE_DRAW2 5-31
GE_DRAW2I 5-32
GE_DRAW3 5-33
GE_DRAW3I 5-34
GE_DRAW4 5-35
GE_DRAW4I 5-36
GE_DRAWCHAR 5-37
GE_DRAWMODE 5-39
GE_ENABDITH **5-40**
GE_ENABLWID 5-41
GE_ENABWID 5-42
GE_ENDBBOX 5-43
GE_ENDCLOSEDUNE 5-44
GE_ENDFEEDBAC K 5-45
GE_ENDMESH 5-47
GE_ENDOLDPOLYGON 5-48
GE_ENDPICKMODE 5-49
GE_ENDPOLYGON 5-51
GE_FATPOLY 5-52
GE_FDRAW 5-53
GE-FEEDBACK 5-54

GE_FINISH0 5-55
GE_FLATMODE 5-56
GE_FLINE 5-57
GE_FMOVE 5-58
GE_GETCPOS 5-59
GE_HQMSAV 5-61
GE_INIT 5-62
GE_INITNAMES 5-63
GE_LIGHTATTR1 5-64
GE_LIGHTATTR2 5-65
GE_LIGHTATTR3 5-66
GE_LIGHTDATA4 5-67
GE_LIGHTDIRECTION 5-68
GE_LIGHTMEMPTR 5-69
GE_LIGHTMOVEDATA 5-70
GE_LIGHTPOSITION 5-71
GE_LINESME 5-72
GE_LINEWIDTH 5-73
GE_LMCOLOR 5-74
GE_LOADAMBIENT 5-75
GE_LOADASUM 5-76
GE_LOADDIFFUSE 5-77
GE_LOADEMISSION 5-78
GE_LOADGE 5-79
GE_LOADLCOLOR 5-80
GE_LOADMATRIX 5-81
GE_LOADNAME 5-83
GE_LOADNORMAL 5-84
GE_LOADRE 5-85
GE_LOADSPECULAR 5-86
GE_LOADTOPMATRIX 5-87
GE_LOADVIEWP 5-88
GE_LSREPEAT 5-90
GE_MMODE 5-91
GE_MOVE2 5-92
GE_MOVE2I 5-93
GE_MOVE3 5-94
GE_MOVE3I 5-95
GE_MOVE4 5-96
GE_MOVE4I 5-97
GE_MULTMATRIX 5-98
GE_MULTNORMAL 5-I 00
GE-NORM AL. 5-101

GE_PASSTHROUGH 5-102
GE_PATTERN 5-103
GE_PICKMODE 5-104
GE_PICKTYPE 5-105
GE_PIXTYPE 5-106
GE_PIXWRITEMASK 5-108
GE_PNT2 5-109
GE_PNT2I 5-110
GE_PNT3 5-111
GE_PNT3I 5-112
GE_PNT4 5-113
GE_PNT4I 5-114
GE-POLYGON 5-115
GE_POPMATRIX 5-116
GE_POPNAME 5-117
GE_PUSHMATRIX 5-118
GE_PUSHNAME 5-119
GE_PUSHV 5-120
GE_RASTEROP 5-121
GE_RDRAW2 5-123
GE_RDRAW2I 5-124
GE_RDRAW3 5-125
GE_RDRAW3I 5-126
GE_READBLOCK 5-127
GE_READBUF 5-129
GE_READPIXDMA 5-130
GE_READPIXELS 5-132
GE_READRGB 5-134
GE_READSOURCE 5-135
GE_RECTCOPY 5-136
GE_RECTREAD 5-138
GE_RECTWRITE 5-140
GE_RESETLS 5-144
GE_RGBCOLOR 5-145
GE_RGBSHADERANGE 5-146
GE_RMOVE2 5-147
GE_RMOVE2I 5-148
GE_RMOVE3 5-149
GE_RMOVE3I 5-150
GE_RVERTEX2 5-151
GE_RVERTEX2I 5-152
GE_RVERTEX3 5-153
GE_RVERTEX3I 5-154

GE_RWMODE 5-155
GE_SBOX 5-156
GE_SBOXF 5-157
GE_SBOXFI 5-158
GE_SBOXI 5-159
GE_SCREENCLEAR 5-160
GE_SCRMASK 5-162
GE_SETMATRIX 5-163
GE_SETPATTERN 5-165
GE_SETPIECES 5-166
GE_SETSURFSCALE 5-168
GE_SETV 5-169
GE_SETVHI 5-170
GE_SHADEMODEL 5-171
GE_SHADERANGE 5-172
GE_SMOOTHPOINT 5-173
GE-STRIP 5-174
GE_SUBPIXEL 5-175
GE_SURFMODE 5-176
GE_SURFNTURF 5-177
GE_SURFP1 5-178
GE_SWAPMESH 5-179
GE-VERSION 5-180
GE_VERTEX2 5-181
GE_VERTEX2I 5-182
GE_VERTEX3 5-183
GE_VERTEX3I 5-184
GE_VERTEX4 5-185
GE_VERTEX4I 5-186
GE_WRITEBLOCK 5-187
GE_WRITEPIXDMA 5-191
GE_WRITEPIXELS 5-192
GE_ZBUFFER 5-195
GE_ZCLEAR 5-196
GE_ZFUNCTION 5-197
GE_ZOOMFACTOR 5-199
GE_ZSOURCE 5-200
GE_1LOAD1 5-201
GE_1LOAD3 5-202
GE_1LOAD4 5-203
Microcode Data RAM Definitions 5-204

CHAPTER 6 Raster Subsystem 6-1

External Interfaces 6-1
Host Interface.. 6-1
Geometry Subsystem Interface 6-1
Display Subsystem Interface 6-1
Major Components.. 6-2
Raster Engine 2 (RE2) 6-3
RE2 Architecture 6-3
Instruction Set 6-4
Pixel Bitplanes 6-5
Base Adapter Pixel Bitplanes 6-5
Enhanced Adapter Pixel Bitplanes 6-6
Frame Buffer Bitplanes 6-7
PUP Bitplanes 6-8
UAUX Bitplanes 6-8
WID Bitplanes.. 6-8
Z Buffer Bitplanes 6-8
Cursor Chips 6-9
Host Access to the Cursor Chip Registers and Glyph RAM 6-10
Address Register 6-10
Cursor Glyph RAM 6-11
Command Register 6-12
Cursor X,Y Registers 6-12
Window X,Y Register 6-12
Window Width and Height Registers 6-13
Cursor Chip Basic Operations 6-13
Registers 6-14
RE2 Registers 6-14
ENABRGB Register 6-17
BIGENDIAN Register 6-18
FUNC Register 6-19
HADDR Register 6-20
NOPUP Register 6-21
XYFRAC Register 6-22
RGB Register 6-23
YX Register 6-24
PUPDATA Register 6-25
PATL Register 6-26
PATH Register 6-27
DZI Register 6-28
DZF Register 6-29
DR Register 6-30
DG Register 6-31
DB Register.. 6-32

Z Register 6-33
R Register 6-34
G Register 6-35
B Register 6-36
STIP Register 6-37
STIPCOUNT Register 6-38
DX Register 6-39
DY Register 6-40
NUMPIX Register 6-41
X Register 6-42
Y Register 6-43
IR Register 6-44
RWDATA Register 6-45
PIXMASK Register 6-46
AUXMASK Register 6-47
WIDDATA Register 6-48
UAUXDATA Register 6-49
RWMODE Register 6-50
READBUF Register 6-51
PIXTYPE Register 6-52
ASELECT Register 6-53
ALIGNPAT Register 6-54
ENABPAT Register 6-55
ENABSTIP Register 6-56
ENABDITH Register 6-57
ENABWID Register 6-58
CURWID Register 6-59
DEPTHFN Register 6-60
REPSTIP Register 6-61
ENABLWID Register 6-62
FBOPTION Register 6-63
TOPSCAN Register 6-64
ZBOPTION Register 6-65
XZOOM Register 6-66
UPACMODE Register 6-67
YMIN Register 6-68
YMAX Register 6-69
XMIN Register 6-70
XMAX Register 6-71
COLORCMP Register 6-72
MEGOPTION Register 6-73
Cursor Registers 6-74
Address Register 6-75

Glyph RAM Byte.. 6-76
Command Register 6-77
Cursor X Register.. 6-78
Cursor Y Register 6-79
Window X Register 6-80
Window Y Register 6-81
Window Width Register 6-82
Window Height Register 6-83
Interrupts 6-84
RE2 Basic Operations 6-84
Pixel Address Computation 6-84
Raster Subsystem Bitplane Pixel Formats 6-85
RE2 Pixel Data Flows and Calculations 6-86
Base Adapter Data Flows and Calculations 6-86
Enhanced Adapter Data Flows and Calculations 6-88
Frame Buffer Pixel Data Formation 6-89
Frame Buffer Pixel Dithering 6-90
Frame Buffer Pixel Data Operations.. 6-91
PIXTYPE 0 Data Formation 6-92
PIXTYPE 1 Data Formation 6-94
PIXTYPE 2 Data Formation 6-95
PIXTYPE 3 Data Formation 6-97
Z Buffer Pixel Data Computation 6-98
Pixel Data Raster Operations 6-98
Antialiasing Calculations 6-99
Pixel Data Write Conditioning Checks 6-102
Bitplane Pixel Write Masks 6-102
PIXMASK Write Mask 6-102
AUXMASK Write Mask 6-102
Pixel Write Conditioning Checks 6-103
Screen Mask Check 6-103
Pattern Mask Check 6-103
Line Stipple Pattern Check 6-105
Z or Color Comparison Check 6-106
Window ID Check 6-108
Draw Shaded Span Instruction 6-111
Register Usage 6-111
Execution Flow 6-112
No Raster Operation Mode 6-112
Raster Operation Mode 6-114
Draw Flat Span Instructions 6-116
Register Usage 6-116
Execution Flow 6-117

Draw Line Instructions 6-119
Register Usage 6-119
Execution Flow 6-120
Fast Line Drawing Mode 6-120
Slow tine Drawing Mode 6-121
Bitplane DMA Support 6-123
DMA Support for Bitplane Reads 6-123
Pixel Formats for Read DMA Transfers 6-124
Base Adapter Pixel Formats 6-124
Frame Buffer Pixel Formats 6-124
PUP Pixel Formats 6-126
WID Pixel Formats 6-126
Z Buffer Pixel Formats 6-126
Frame Buffer Port Pixel Formats 6-126
Z Buffer Port Pixel Formats 6-126
Enhanced Adapter Pixel Formats 6-126
Frame Buffer Pixel Formats 6-126
PUP Pixel Formats 6-127
UAUX Pixel Formats 6-127
WID Pixel Formats 6-127
Z Buffer Pixel Formats 6-127
Frame Buffer Port Pixel Formats 6-129
Z Buffer Port Pixel Formats 6-130
Read Buffer Instruction 6-130
Register Usage 6-130
Execution Flow 6-131
DMA Support for Bitplane Writes 6-132
Pixel Packing and Unpacking 6-132
Pixel Formats for Write DMA Transfers 6-133
Base Adapter Pixel Formats 6-134
Frame Buffer Pixel Formats 6-134
PUP Pixel Formats 6-136
WID Pixel Formats 6-136
Z Buffer Pixel Formats 6-136
Frame Buffer Port Pixel Formats 6-136
Z Buffer Port Pixel Formats 6-136
Enhanced Adapter Pixel Formats 6-137
Frame Buffer Pixel Formats 6-137
PUP Pixel Formats 6-137
UAUX Pixel Formats 6-138
WID Pixel Formats 6-138
Z Buffer Pixel Formats 6-138
Frame Buffer Port Pixel Formats 6-138

Z Buffer Port Pixel Formats 6-140
Pixel Zooming 6-I 40
Write Buffer Instruction 6-140
Register Usage 6-141
Execution Flow 6-142
Pixel Writes for the Write Buffer Instruction.. ..... 6- 144
Clearing the Bitplanes 6-146
Clearing the Frame Buffer Bitplanes 6-146
Clearing the PUP Bitplanes 6-146
Clearing the UAUX Bitplanes 6-146
Clearing the WID Bitplanes 6-146
Clearing the Z Buffer Bitplanes 6-147
Setting the WID bitplanes 6-147
Programming Considerations 6-148
Cursor Chip Programming Considerations 6-148
Bitplane Programming Considerations 6-151
Raster Subsystem initialization 6-151

CHAPTER 7 Display Subsystem 7-1

External Interfaces 7-I
Host Interface 7-I
Raster Subsystem Interface 7-I
High Resolution Monitor Interface 7-I
Genlock Interface 7-I
Major Components 7-2
Base Configuration 7-2
Display State Machine 7-3
Display Registers 7-5
XPC1 Chips 7-6
Host Access to the XPC1 Registers 7-6
Address Register 7-8
Mode Registers 7-8
XPC1 Pixel Formatting Operations 7-8
XOUT Output Formation 7-9
8 Bit CI Single Buffer Pixels 7-10
4 Bit CI Double Buffer Pixels 7-I 1
OVL Output Formation 7-I 1
RGB RAMDAC 7-13
Host Access to the RGB RAMDAC Registers 7-13
Address Register 7-13
Color Palette 7-I 3
Overlay Palette 7-14

Command Register 7-14
Read Mask Register.. 7-15
Blink Mask Register 7-15
Test Register 7-15
RGB RAMDAC Basic Operations 7-15
Genlock interface 7-16
Enhanced Configuration 7-17
XMAP2 7-18
Host Access to the XMAP2 Registers 7-19
Address Register 7-21
Mode Registers 7-22
WID/AUX Control Bit Register 7-22
Overlay Color Map Registers 7-23
External Color Map Words 7-23
XMAP2 Pixel Formatting Operations 7-24
ROUT, GOUT and BOUT Output Formation 7-24
Overlay and Underlay Pixel Processing 7-25
Frame Buffer Pixel Processing 7-26
8 Bit CI Single Buffer Pixels 7-28
4 Bit CI Double Buffer Pixels 7-28
12 Bit CI Double Buffer Pixels 7-28
24 Bit RGB Single Buffer Pixels 7-29
12 Bit RGB Single Buffer Pixels 7-29
RAMDAC 7-30
Host Access to the RAMDAC Registers 7-30
Address Register 7-30
Color Palette 7-31
Overlay Palette 7-32
Command Register 7-32
Read Mask Register 7-32
Blink Mask Register 7-33
Test Register 7-33
RAMDAC Basic Operations 7-33
Registers 7-35
XPC1 Registers 7-35
XPC1 Address Register 7-36
XPC1 Mode Registers 7-37
RGB RAMDAC Registers 7-39
Address Register 7-40
Command Register 7-41
Read Mask Register 7-43
Blink Mask Register 7-44
Test Register 7-45

Display Registers 7-46
Display Register 0 7-47
Display Register 1 7-48
Display Register 2.. 7-49
Display Register 3 7-50
Display Register 4 7-51
XMAP2 Registers 7-52
XMAP2 Mode Registers 7-54
Overlay Color Map Registers 7-56
WID/AUX Control Bit Register 7-57
Color Map Words 7-58
RAMDAC Registers 7-59
Address Register 7-60
Command Register 7-61
Read Mask Register 7-63
Blink Mask Register 7-64
Control/Test Register 7-65
Interrupts 7-66
Vertical Retrace Interrupt 7-66
Display Subsystem Basic Operations 7-67
Base Configuration Basic Operations 7-68
Enhanced Configuration Basic Operations 7-69
Programming Considerations 7-71
XPC1 Programming Considerations 7-72
XMAP2 Programming Considerations 7-74
RGB RAMDAC Programming Considerations 7-78
RAMDAC Programming Considerations 7-80
Display Register Programming Considerations 7-83
Display State Machine Programming Considerations.. 7-85
Display Subsystem Initialization Programming Considerations .. 7-86

List of Figures

1.1 MGR Block Diagram 1-1
2.1 Base Configuration Block Diagram 2-2
2.2 Enhanced Configuration Block Diagram 2-4
3.1 Host Interface Subsystem Block Diagram 3-2
3.2 MGR Memory Map 3-3
3.3 POS Register Map 3-4
3.4 Control / Status Register Map 3-5
3.5 Vital Product Data PROM Map 3-6
3.6 MGR Card Identification Register 3-8
3.7 Card Enable and Device Configuration Register 3-9
3.8 Vital Product Data Register 3-10
3.9 Function Enables & Card Memory Address Register 3-11
3.10 Channel Check and Arbitration Level Register 3-14
3.11 Channel Check / Sub-Address Register 3-15
3.12 Vital Product Data Card Address Register 3-16
3.13 Channel 0 DMA Source/Destination Address Register 3-18
3.14 Channel 0 DMA Transfer Length Count Register 3-19
3.15 Channel 0 DMA Control / Status Register 3-20
3.16 Interrupt Mask Register 3-22
3.17 Interrupt Status Register 3-24
3.18 Reset Register 3-26
3.19 Local Command FIFO Address Register 3-27
3.20 Diagnostics Control Register 3-28
3.21 Channel 1 DMA Source/Destination Address Register 3-29
3.22 Channel 1 DMA Transfer Length Count Register 3-30
3.23 Channel 1 DMA Control / Status Register 3-31
4.1 Geometry Subsystem Block Diagram 4-2
4.2 HQ1 Functional Block Diagram 4-3
4.3 HQ Middle Address Register 4-11
4.4 HQ MAR Most Significant Bit Register 4-12
4.5 HQ Program Counter Register 4-13
4.6 HQ Previous PC Register 4-14
4.7 HQ Memptr Register 4-15
4.8 HQ Temp Memptr Register 4-16
4.9 HQ REptr Register 4-17
4.10 HQ DMA Count Register 4-18
4.11 Weitek Registers 4-19
4.12 GE5 Data RAM Layout 4-29
4.13 2D and 3D Orthographic Projection Matrices 4-90
4.14 Perspective Projection Matrices 4-91

4.15 Translation Matrix 4-94
4.16 Scaling Matrix 4-94
4.17 Rotation Matrices 4-95
5.1 Character Metrics 5-37
6.1 Raster Subsystem Block Diagram 6-2
6.2 RE2 Block Diagram 6-3
6.3 Base Configuration VRAM Layout 6-6
6.4 Z Buffer DRAM Layout 6-6
6.5 Enhanced Configuration VRAM Layout 6-7
6.6 Cursor Chip Block Diagram 6-9
6.7 Cursor Output Connections 6-10
6.8 Cursor Glyph RAM Layout 6-12
6.9 ENABRGB Register 6-17
6.10 BIGENDIAN Register 6-18
6.11 FUNC Register 6-19
6.12 HADDR Register 6-20
6.13 NOPUP Register 6-21
6.14 XYFRAC Register 6-22
6.15 RGB Register 6-23
6.16 YX Register 6-24
6.17 PUPDATA Register 6-25
6.18 PATL Register 6-26
6.19 PATH Register 6-27
6.20 DZI Register 6-28
6.21 DZF Register 6-29
6.22 DR Register 6-30
6.23 DG Register 6-31
6.24 DB Register 6-32
6.25 Z Register 6-33
6.26 R Register 6-34
6.27 G Register 6-35
6.28 B Register 6-36
6.29 STIP Register 6-37
6.30 STIPCOUNT Register 6-38
6.31 DX Register 6-39
6.32 DY Register 6-40
6.33 NUMPIX Register 6-41
6.34 X Register 6-42
6.35 Y Register 6-43
6.36 IR Register 6-44
6.37 RWDATA Register 6-45
6.38 PIXMASK Register 6-46
6.39 AUXMASK Register 6-47

6.40 WIDDATA Register 6-48
6.41 UAUXDATA Register 6-49
6.42 RWMODE Register 6-50
6.43 READBUF Register 6-51
6.44 PIXTYPE Register 6-52
6.45 ASELECT Register 6-53
6.46 ALIGNPAT Register 6-54
6.47 ENABPAT Register 6-55
6.48 ENABSTIP Register 6-56
6.49 ENABDITH Register 6-57
6.50 ENABWID Register 6-58
6.51 CURWID Register 6-59
6.52 DEPTHFN Register 6-60
6.53 REPSTIP Register 6-61
6.54 ENABLWID Register 6-62
6.55 FBOPTION Register 6-63
6.56 TOPSCAN Register 6-64
6.57 ZBOPTION Register 6-65
6.58 XZOOM Register 6-66
6.59 UPACMODE Register 6-67
6.60 YMIN Register 6-68
6.61 YMAX Register 6-69
6.62 XMIN Register 6-70
6.63 XMAX Register 6-71
6.64 COLORCMP Register 6-72
6.65 MEGOPTION Register 6-73
6.66 Address Register 6-75
6.67 Glyph RAM Byte 6-76
6.68 Command Register 6-77
6.69 Cursor X Register 6-78
6.70 Cursor Y Register 6-79
6.71 Window X Register 6-80
6.72 Window Y Register 6-81
6.73 Window Width Register 6-82
6.74 Window Height Register 6-83
6.76 Base Adapter Pixel Data Flow 6-87
6.77 Enhanced Adapter Pixel Data Flow 6-89
6.78 RE2 Dither Matrix 6-91
6.79 Base Adapter Frame Buffer Pixel Formats 6-91
6.80 Enhanced Adapter Frame Buffer Pixel Formats 6-92
6.81 PIXTYPE 0 Flow Chart 6-93
6.82 PIXTYPE 0 Dithering 6-94
6.83 PIXTYPE 1 Dithering 6-94

6.84 PIXTYPE 1 Flow Chart 6-95
6.85 PIXTYPE 2 Dithering 6-96
6.86 PIXTYPE 2 Flow Chart 6-96
6.87 PIXTYPE 3 Flow Chart 6-97
6.88 PIXTYPE 3 Dithering 6-98
6.89 AUXMASK Bit Definitions 6-102
6.90 Screen Mask Check Flow Chart 6-103
6.91 Pattern Mask Check Flow Chart 6-104
6.92 Stipple Pattern Check Flow Chart 6-105
6.93 Z or Color Comparison Flow Chart 6-107
6.94 WID Check Flow Chart 6-I 09
6.95 No Raster Op Draw Shaded Span Instruction Flow Chart .. 6-113
6.96 Raster Op Draw Shaded Span Instruction Flow Chart .. 6-115
6.97 Flat Span Instruction Flow Chart .. 6-I 17
6.98 Draw Line Instruction Flow Chart 6-121
6.99 Base Adapter Pixel Formats for DMA Reads 6-125
6.100 Enhanced Adapter Pixel Formats for DMA Reads .. 6-128
6.101 Read Buffer Instruction Flow Chart 6-131
6.102 UPACMODE and HADDR Register Usage 6-I 33
6.103 Base Adapter Pixel Formats for DMA Writes .. 6-135
6.104 Enhanced Adapter Pixel Formats for DMA Writes 6-139
6.105 Write Buffer Instruction Flow Chart 6-143
7.1 Base Display Subsystem Block Diagram 7-2
7.2 XPC1 Registers 7-7
7.3 XPC1 Input and Output Data 7-9
7.4 RGB RAMDAC Block Diagram 7-I 3
7.5 Enhanced Display Subsystem Block Diagram 7-17
7.6 XMAP2 Block Diagram 7-18
7.7 XMAP2 Register Access 7-21
7.8 RAMDAC Block Diaoram 7-30
7.9 XPC1 Address Register 7-36
7.10 XPC1 Mode Register 7-37
7.11 RGB RAMDAC Address Register 7-40
7.12 RGB RAMDAC Command Register 7-41
7.13 RGB RAMDAC Read Mask Register 7-43
7.14 RGB RAMDAC Blink Mask Register 7-44
7.15 RGB RAMDAC Test Register 7-45
7.16 Display Register 0 7-47
7.17 Display Register 1 7-48
7.18 Display Register 2 7-49
7.19 Display Register 3 7-50
7.20 Display Register 4 7-51
7.21 XMAP2 Address Register 7-53

7.22 XMAP2 Mode Register 7-54
7.23 Auxiliary Color Map Register 7-56
7.24 XMAP2 WID/AUX Control Bit Register 7-57
7.25 Color Map Word Format 7-58
7.26 RAMDAC Address Register 7-60
7.27 RAMDAC Command Register 7-61
7.28 RAMDAC Read Mask Register 7-63
7.29 RAMDAC Blink Mask Register 7-64
7.30 RAMDAC Control/Test Register 7-65

List of Tables

4.1 Host interface Address Decoding 4-4
4.2 HQ1 Address Map 4-5
4.3 Window Management Tokens 4-25
4.4 Window Control Parameters in the Context 4-27
4.5 Context Data Accessed by the Host. 4-30
4.6 Context Switch Tokens 4-30
4.7 Coordinate Transformation Tokens 4-31
4.0 PHIGS Matrix Support Tokens 4-32
4.9 Point Drawing Tokens 4-34
4.10 Set Current Graphics Position Tokens 4-35
4.11 Line Drawing Tokens 4-36
4.12 Line Attribute Tokens 4-36
4.13 Closed PolyLine Drawing Tokens 4-38
4.14 Vertex Tokens 4-39
4.15 Polygon Drawing Tokens 4-40
4.16 Polygon Fill Attribute Tokens 4-40
4.17 Triangle Mesh Drawing Tokens 4-42
4.18 Curve Drawing Tokens 4-43
4.19 NURBS Drawing Tokens 4-44
4.20 Screen Aligned Box Drawing Tokens 4-45
4.21 Set Current Character Position Tokens.. 4-46
4.22 Character Drawing Token 4-46
4.23 Fast 2D Line Tokens 4-48
4.24 Pixel Read and Write Token Comparisons 4-49
4.25 Lighting Support Tokens 4-52
4.26 Bounding Box Tokens 4-53
4.27 Feedback Tokens 4-54
4.28 Picking and Selecting Tokens 4-56
4.29 Pixel Format and Attribute Tokens 4-58
4.30 Z Buffer Support Tokens 4-60
4.31 Miscellaneous Tokens 4-62
6.1 Cursor Host Address Map 6-I 1
6.2 Raster Operation Values 6-99
6.3 Antialiase Weights 6-100
6.4 DEPTHFN Register Bit Definitions 6-I 08
6.5 RWMODE Register Contents 6-I 23
7.1 Display Registers Address Map 7-5
7.2 XPC1 Address Map 7-6
7.3 XOUT Formation by XPC1 ..... 7-I 0
7.4 OVL Formation by XPC1 7-12

7.5 RGB RAMDAC Address Map 7-14
7.6 'XMAP2 Address Map 7-19
7.6 XMAP2 Address Map (continued) 7-20
7.7 Overlay and Underlay Pixel Processing 7-25
7.8 XMAP2 Frame Buffer Pixel Processing 7-27
7.9 Red, Green and Blue RAMDAC Address Map 7-31