

THE BIG Z REVISION C

2 MHz OR 4 MHz SWITCHABLE Z-80 CPU WITH ON-BOARD SERIAL I/O PORT

INTRODUCTION

The **JADE BIG Z** Z80 Microprocessor CPU board is a very stable and powerful CPU, designed for the S-100 bus and in reasonable conformity with the proposed IEEE S-100 Bus Standard.

The **Big Z** CPU provides on-board EPROM and on-board serial communications via an RS232C standard interface which supports transmit and receive data and one standard handshake line.

The **Big Z** CPU board has been manufactured to the most exacting specifications, using the highest quality material and components conservatively rated for long life. As such, it may be expected to give you many thousands of hours of useful active service.

If you have purchased the **Big Z** as an assembled and tested unit, you should know that it has passed rigorous tests, running in a real-time disk-based

environment and executing the most complicated programs we can devise. Before it goes out the door, every assembled and tested **Big Z** must prove itself to our picky engineering personnel.

Although any component can fail, most ICs die in their infancy, and the burn-in time each **Big Z** receives insures that we catch practically all of these infant mortalities.

If you have purchased the **Big Z** as a kit, we strongly urge you to read this manual in its entirety before attempting to construct the board. Although there are about as many ways of assembling a board as the tenth power of the components on it, if you will follow the assembly instructions step-by-step, construction will be easier for you and much more pleasurable for both of us.

FEATURES

On-board 2708/2716/2732 EPROM can be addressed to any 1K, 2K, or 4K boundary. * Power-on jump directly to the on-board EPROM. * Optional wait state for on-board EPROM. * On-board EPROM may be used in shadow mode (accessed only after power-on or reset). * Allows full 64K RAM memory to be used. * On-board 8251 USART for synchronous or asynchronous RS232 operation. * Independent crystal-controlled baud rate generator provides all standard baud rates from 110 to 9600. * Switchselectable 2 or 4 MHz operation. * Optional M1 wait states can be generated. * Automatic MWRT generation if a front panel is not used, automatically disabled if a front panel is connected. * DMA capability. * Latched data output bus provides additional data hold time for reliable operation with all

device types. * Straight-through address and data paths provide improved read access times for I/O and memory devices. * On-board serial port switchselectable to any pair of I/O port locations from 00 through FE hex. * Reverse channel capability on USART allows use with buffered peripherals or devices with "not ready" indication. * Front panel data cable interface. * Fully buffered S-100 interface. * Separate voltage regulators (no diodes) assure a clean, stable power supply. * Intelligent, clean layout of PC board. * Reflow soldered, plated, and fully masked PC board. * Gold-plated S-100 bus connector is Imsai standard. * Complete 1K monitor software listing included in manual. * Fully warranted by JADE, one of the largest microcomputer product suppliers in the world.

FUNCTIONAL DESCRIPTION

Figure 1-1 is a block diagram describing the functional blocks contained on the **JADE Big Z** CPU. The following sections describe each of the blocks in Figure 1-1.

Z80 CPU

At the heart of the Big Z is the powerful Z80 microprocessor which provides the major control signals required to read and write to memory and I/O ports. Also generated by the Z80 are a 16-bit address bus and an 8-bit bidirectional data bus.

OSCILLATOR

The oscillator is a crystal-controlled circuit which generates Phi1 and Phi2 clock signals for the S-100 bus, the Clock* S-100 signal, and the internal system clock. Also involved with this circuitry are the Reset and Power-on Clear signals.

STATUS AND CONTROL BUFFERS

The status and control buffers provide the drive for the various S-100 bus status and control signals. During a DMA operation (when BUSAK is high on the Z80 chip), or during maintenance functions, the status and control buffers are tri-stated, allowing a DMA device to control the bus as a temporary bus master.

ADDRESS BUFFER

The address buffer is a 16-bit tri-state buffer which drives the 16-bit address to the S-100 bus. It also is tri-stated during DMA operations or maintenance functions.

DATA OUT BUFFER

The data out buffer is an 8-bit tri-state buffer which drives the 8 data out signals to the S-100 bus. Data is gated out to the S-100 bus only during memory write or I/O output cycles. The data out buffer is tri-stated during DMA operations or maintenance functions.

DATA IN BUFFER

The S-100 data in bus is provided to the Z80 during read memory or I/O input bus cycles by the data in

buffers. These buffers are disabled during write memory or I/O output cycles, and for DMA operations. They may also be disabled by the following conditions;

RUN and SS (Single Step) low (false) at pins 71 and 21 of the S-100 bus.

On-board EPROM selected during a memory read operation.

USART selected during an I/O operation.

Power-on jump enabled and Power-On Latch (2 sections of U10) is set.

MEMORY DECODE AND CONTROL

The memory decode and control circuitry decodes the high-order address bits from the internal address bus and selects the EPROM. This block also generates the signals required to disable the data in buffers and interacts with the Shadow option circuitry to phantom out the EPROM.

EPROM

The on-board EPROM can be either a 1K (2708-type), 2K (2716 or TMS2716 type), or 4K (2732-type) EPROM. The EPROM may be switch selected for any 1K, 2K, or 4K boundary, depending on the type of EPROM installed.

I/O ADDRESS DECODE AND CONTROL

The I/O address decode and control circuitry decodes the lower 8 bits of the internal address bus to determine which ports are being accessed during I/O instructions. This block also interacts with the EPROM select circuitry and the circuitry which disables the data in buffers.

SERIAL I/O

The serial I/O provides synchronous and asynchronous communications via RS232C level interfaces. Included in this block is the crystal-controlled oscillator and baud rate generator for the 8251 USART.




Figure 1.1

TECHNICAL DESCRIPTION

S-100 INTERFACE

Address Bus

The internal address bus is driven to the S-100 bus by tri-state buffers U25, U36, and a portion of U35. These buffers (8T97, 8097, or 74367 ICs) are tri-stated during DMA operations or maintenance functions. This is accomplished via one of the inverter sections of U18, which is driven by the ADDSB* signal on pin 22 of the S-100 bus. Normally, the input to the inverter is held high by a pullup resistor on pin 1 of U18, which forces a low output from the inverter on pin 2. This low level signal is routed to the enable pins on the address buffers.

When ADDSB* goes true (low), the output on pin 23 of the inverter U18 goes high, disabling the address buffers.

Data In Bus

The internal bidirectional data bus is driven from the S-100 bus by tri-state buffers U38 and a portion of U29. These buffers are enabled only during read memory or I/O input cycles. They are also disabled by the following conditions:

- 1. SSWDSB* is low (true) at pin 53 of the S-100 bus. This signal is one of the inputs to NAND gate U22, along with sWO*. It is normally held high (false) by pullup resistor pack U31.
- 2. RUN or SS on pins 71 and 21 respectively of the S-100 bus is low (false). These signals are held normally high by pullup resistors in resistor pack U31. They are inputs to NOR gate U8. This NOR output is NORed with the NAND of SSWDSB* and sWO* by another section of U8, and this signal is applied to pin 3 of the 3-input NAND gate U4, where it is NANDed with the signals discussed below.
- 3. On-board EPROM is selected during a memory read operation. The signal EPS*, which is the output from pin 6 of AND gate U7 is applied to pin 4 of NAND gate U4.
- 4. On-board USART selected during an I/O operation (either input or output cycle). The DCS* signal, generated as the output of OR gate U14 at pin 8, is applied to pin 5 of NAND gate U4, whose output drives the tri-state input of data in buffers U38 and U29.
- 5. Power-on Jump is enabled and the Power-On Latch (2 sections of U10) is set.

Data Out Bus

The internal data bus is provided to the S-100 DO (data out) bus for memory write or I/O output cycles by tri-state buffers U37 and a portion of U25. The DODSB* signal on pin 23 of the S-100 bus will disable these buffers when it goes low (true). It is provided to the tri-state control inputs of the buffers via inverter U18. The input to inverter U18 on pin 13 is held normally high by pullup resistor R1, forcing the output of the inverter to be low, thereby enabling the buffers. When DODSB* goes true (low), the pullup resistor is overcome and the tri-state inputs of the buffers go high, disabling (tri-stating) these buffers.

The input to the data out buffers are provided by latches U27 and U26. Data is passed through the latches by the high level of Phi2 clock. The falling edge of Phi2 clock disables the latches.

A true (low) signal at DODSB* will tri-state the data out bus for DMA or maintenance functions.

Status Signals

The primary status signals sM1, sOUT, sINP, sMEMR, and sWO* are provided to the S-100 bus via tri-state buffer U39. U39 is tri-stated by STADSB*, on pin 18 of the S-100 bus, going low (true). Normally, a pullup resistor holds the input to inverter U30 on pin 1 high, forcing the output of inverter U30 on pin 2 low, enabling the buffer at U39. When STADSB* goes true (low), the output of the inverter goes high, tri-stating the U39 buffer.

sM1 on pin 44 of the S-100 bus is provided by the CPU through buffer U39 and inverter U30. It is derived from the Z80's M1* signal, on pin 27 of the CPU. This signal is applied to pin 9 of inverter U30. The output of U30, pin 8, will be high when the Z80 M1* signal is true (low). The output of U30 is applied to input pin 14 of buffer U39 and is transferred to the S-100 bus from output pin 13 of buffer U39, provided that U39 is not tristated by a true (low) signal on STADSB*

sM1 signals that the processor is fetching an instruction op code; therefore, it signals an opcode fetch cycle.

sOUT on pin 45 of the S-100 bus is provided by the CPU through buffer U39, AND gate U41, and inverters U18 and U30. It is derived from the Z80 WR* and IORQ* signals. These outputs from the Z80, on pins 22 and 20 respectively, are inverted by U18 and U30. The outputs

of these inverters, on pins 8 and 10 respectively of U18 nd U30, will be high when WR* and IORQ* are true (low). If both of these outputs are high—meaning that WR* and IORQ* are true—the output of AND gate U41, on pin 11, will also be high. This signal is output to pin 12 of U39 and is transferred to the S-100 bus from U39 output pin 11, provided U39 is not tri-stated by STADSB* being true (low).

sOUT signals an output to an I/O port; therefore, it may be referred to as an I/O output cycle signal.

sINP on pin 46 of the S-100 bus is provided by the CPU through buffer U39, latch U40, AND gate U41, and inverter U30. It is derived from the Z80's RD* and IORQ* signals. These outputs from the Z80, on pins 21 and 20 respectively, are applied to U30 inverter pins 3 and 11. The outputs of the inverter, on pins 4 and 10 respectively, are applied to AND gate U41 on input pins 10 and 9. When the outputs of inverter U30 are high (Z80 RD* and IORQ* signals are low (true)), the output of AND gate U41, on pin 8, will be high. This signal is applied to the input of U40 latch on pin 7. Now, when PSYNC is high, the signal is clocked through U40, being output on pin 9, and is applied to buffer U39 input pin 10. The signal is transferred through the buffer, output on pin 9, to S-100 bus pin 46, provided U39 is not tri-stated by STADSB* being true (low):

sINP signals an input from an I/O port; therefore, it may be referred to as an I/O input cycle signal.

sMEMR on pin 47 of the S-100 bus is provided by the CPU through buffer U39, latch U40, AND gate U41, and inverters U18 and U30. It is derived from the Z80's RD* and MRQ* signals. These outputs from the Z80, on pins 21 and 19 respectively, are applied to inverters U30 and U18, on input pins 3 and 3 respectively. The output of these inverters, on pins 4 and 4 respectively. will be high when the Z80 signals RD* and MRQ* are true (low). The outputs of the inverters are applied to input pins 5 and 4 of AND gate U41. When both of these inputs are high, the output of U41, on pin 6, will be high. This output is applied to input pin 6 of U40, Now. when PSYNC is high, the signal is clocked through the latch and is output on pin 10 of U40. This output is applied to input pin 6 of buffer U39. It passes through the buffer, is output on pin 7, and is applied to S-100 pin 47, provided that STADSB* is not active (low).

sMEMR signals a read from memory; therefore, it may be referred to as a memory read cycle signal.

sWO* on pin 97 of the S-100 bus is provided by the CPU through buffer U39, latch U40, NAND gate U22, and inverter U18, together with inverter U30 and AND gate U41. It is derived from the Z80's RD* and INTA* signals, where INTA* is derived—itself—from the Z80 gnals M1* and IORQ*.

Z80 signal RD*, on pin 21 of the CPU, is applied to input pin 2 of NAND gate U22. The other input pin is

driven by the output of inverter U30, pin 6. The input to this inverter is the output of AND gate U41. U41 ANDs IORQ with M1. These signals are provided from the Z80's IORQ* and M1* signals on pins 20 and 27 respectively of the CPU.

When RD* is false (high) and IORQ* and M1* are both false (also high), the output of NAND gate U22, pin 3, will go low. This low is applied to latch U40 on pin 3 and is clocked through the latch by PSYNC, being output on U40 pin 15. This output is applied to U39 buffer input pin 4, is transferred through the buffer to pin 5, and output to S-100 bus pin 97 as sWO*. Note that the following conditions must be met for sWO* to be true: the processor is not in a read cycle (RD* is false—high), and neither is it in an Interrupt Acknowledge cycle (IORQ* ANDed with M1* is false).

sWO* signals that the processor is not in a data input cycle. It is used as an early indication that a write operation will take place.

Other Status Signals

The IEEE-defined status signal sXTRQ* is not supported by the Big Z CPU. This signal is used to request a 16-bit wide input or output, and gangs the DO and DI buses together to form a single 16-bit bidirectional data bus. Since the Big Z is not a 16-bit processor, this signal protocol is not implemented.

sINTA on pin 96 of the S-100 bus is provided by the CPU through buffer U6, AND gate U41, and inverter U30. It is derived from the Z80's IORQ* and M1* signals. These outputs from the Z80, on pins 20 and 21 respectively, are inverted by inverter U30. The signals are applied to input pins 11 and 9 of U30, and output on pins 10 and 8, respectively, as inverted signals. They are then applied to input pins 1 and 2 of AND gate U41 When the Z80 IORQ* and M1* are both true (low), the outputs of both inverters will be high. These high signals, applied to AND gate U41, result in a high being output on pin 3 of U41. This is applied to buffer U6 input pin 4, transferred through the buffer, output on pin 4, and applied to S-100 bus pin 96 as sINTA, provided that CCDSB* is false (high).

sINTA signals that the processor is acknowledging an interrupt request from a peripheral device; therefore, it may be referred to as an interrupt acknowledge signal.

sHLTA on pin 48 of the S-100 bus is provided by the CPU through buffer U17 and inverter U18. It is derived from the Z80's HLTA* signal on pin 18 of the CPU. HLTA* is applied to pin 5 of inverter U18, where it is inverted and output on pin 6 as HLTA. HLTA is applied to buffer U17, input pin 6, is transferred through the buffer, and output on pin 7, where it is applied to S-100 bus pin 48. Buffer U17 is always enabled, since the tristate inputs are grounded.

Control Signals—Output

There are five control signals defined by IEEE as control outputs. These are: pSYNC, pSTVAL*, pDBIN, pWR* and pHLDA.

pSTVAL* is not implemented on the Big Z CPU. This is defined as a signal which, in conjunction with pSYNC, indicates that stable address and status information may be sampled from the bus in the current cycle. For Big Z applications, it is redundant and is therefore not implemented.

pSYNC is generated by one-shot U5, which is clocked by the Z80 signals IORQ*, RFS* and MRQ*. pSYNC is transferred to pin 76 of the S-100 bus through buffer U6, which may be tri-stated by the signal CCDSB*.

Z80 RFSH* is applied directly to pin 4 of NAND gate U10, where is is NANDed with MRQ. MRQ is derived from the Z80 MRQ* through inverter U18. MRQ*, on pin 19 of the CPU, is applied to U18 pin 3, inverted, and output on pin 4 as MRQ. MRQ is applied to input pin 5 of NAND gate U10. When the Z80 signal MRQ* is true (low), and RFSH* is false (high), both inputs of the NAND gate U10 will be high, resulting in a low output from pin 6. This output is NANDed by gate U4 with IORQ* from the Z80 pin 20. The output of U4 at pin 12 is applied to one-shot U5. The multivibrator clocks out, with its timeout period being determined by C24, a 100 picofarad capacitor, and R2, a 2.7K ohm resistor. The timeout, with these values, is approximately 270 nanoseconds. The output of the U5 multivibrator, on pin 6, is applied to U6 buffer input pin 10. It is transferred through U6 to output pin 9, and from there to the S-100 bus pin 76 as pSYNC.

pSYNC is only high during the first part of a memory or I/O cycle due to the effect of multivibrator U5. It is used to indicate the start of a new bus cycle, and is provided for those S-100 devices that look at status information during this time as per 8080 device conventions.

pDBIN on pin 78 of the S-100 bus is provided by the CPU through buffer U6 as an OR of Z80 signals RD* and IORQ* being—either of them—true. Z80 signal RD*, on pin 21 of the CPU, is inverted by inverter U30. The output of U30 on pin 4 is applied to input pin 1 of OR gate U14. The other input to this OR gate, pin 2, is derived from the output of AND gate U41, which ANDs together IORQ* and M1* both true to generate INTA (Interrupt Acknowledge). Either INTA or RD* true will generate a high output from OR gate U14, pin 3. This is applied to U6 buffer input pin 6, transferred through the buffer to output pin 7, and drives S-100 bus pin 78 (pDBIN), provided that the buffer is not tri-stated by a true condition of CCDSB*.

pDBIN signals that the processor is in a data input

cycle, either I/O or memory read, therefore, it is a generalized read strobe gating data from an addressed bus slave onto the data in bus.

pWR* on pin 77 of the S-100 bus is provided by the CPU through buffer U6 as a slightly delayed WR* signal from the Z80 CPU. Z80 signal WR*, on pin 22 of the CPU, is applied to inverter U18. The output of U18 on pin 8 is applied to both inputs of OR gate U8 on pins 5 and 6. The output of this OR gate on pin 4 is applied to buffer U6 input pin 2, is transferred through the buffer to output pin 3, where it is driven to S-100 bus pin 77, provided that buffer U6 is not tri-stated by CCDSB* being true.

pWR* signals that the processor is in a data output cycle, either I/O or memory; therefore, it is a generalized write strobe that writes data from the bus into an addressed bus slave.

pHLDA on pin 26 of the S-100 bus is provided by the CPU through buffer U17. It is simply an inverted Z80 BUSAK*. BUSAK* from the Z80, on pin 23, is applied to inverter U15 pin 5. The output of this inverter is applied to buffer U17 input pin 10, is transferred through the buffer, exits on pin 9, and is then applied to S-100 bus pin 26. When BUSAK* is true (low) on the Z80, pHLDA will be high on the S-100 bus.

pHLDA is the hold acknowledge signal that indicates to the highest priority device that is requesting a hold that the CPU is relinquishing control of the bus. When a device requests a hold and is acknowledged by the CPU, the Z80 tri-states its own data and address busses and generates BUSAK* true, which is passed to the S-100 bus as pHLDA. This signal is always passed onto the bus, since the tri-state inputs of buffer U17 are grounded and the buffer is always enabled.

Control Signals—Input

There are six control input lines defined by IEEE. These are: RDY, XRDY, INT*, NMI*, HOLD*, and SIXTN*.

SUXTN* is not implemented on the Big Z CPU. SIXTN* is a 16-bit acknowledge signal indicating that a requested 16-bit data transfer is possible. Since the Big Z is an 8-bit oriented CPU, this signal is not required.

RDY is provided to the CPU from S-100 bus pin 72. This is a general ready line, and is specified as an open collector line. It is input to the CPU card from S-100 connector pin 72 and is routed to AND gate U7 where it is ANDed with XRDY. A pullup resistor on resistor pack U32 holds pin 2 of AND gate U7 normally high.

XRDY is provided to the CPU from S-100 bus pin 72. This is a special ready line commonly used by front panel devices to stop and single-step the processor. The IEEE does not specify it is an open collector line.

therefore it should not be used by other cards on the bus else a bus conflict may be created. XRDY is also routed to AND gate U7. A pullup resistor on resistor pack U31 holds pin 1 of AND gate U7 normally high.

A low on either input of U7 will result in a low output from pin 3. In other words, when either XRDY or RDY go false (low), the output of U7 will go low. The output of U7 (pin 3) is applied to input pin 12 of AND gate U7, where it is ANDed with the output of the wait-state generator U20, which is normally low unless a wait state is being generated. The output of U7, pin 11, is applied to the Z80 WAIT* input on pin 24 of the CPU. Therefore, a wait state is generated to the Z80 by either the wait state generator U20, or by XRDY or RDY being pulled low (going false) on the S-100 bus.

INT* and NMI* are input directly to the corresponding pins on the Z80 (pins 16 and 17, respectively), through input buffer U17. The tri-state inputs of U17 are grounded; therefore, the buffer is always enabled and these signals pass unimpeded through the buffer to the Z80 CPU.

These two lines are used to request service from the CPU. The INT* line may be masked by a Disable Interrupt command to the CPU, but the NMI* line is non-maskable and will always be responded to by the Z80. Both lines should be asserted as a level, rather than a pulse, and should be held true until the interrupt is acknowledged.

HOLD* is input to the CPU from S-100 bus pin 74, through buffer U17. The output of U17, pin 3, is routed directly to the BUSRQ* line on the Z80 CPU on pin 25. Buffer U17 is never tri-stated, since its tri-state inputs are grounded; therefore, the CPU will always respond to HOLD*.

HOLD* is specified as an open collector line and signals that a bus device is requesting the Z80 to relinquish the bus for a DMA operation.

HOLD*, NMI*, and INT* are held normally high byu resistor pack U31 on the inputs of buffer U17.

Non-IEEE Control Lines

RFSH* is provided to the S-100 bus as the non-inverted RFSH* signal of the Z80 CPU. Z80 RFSH* on pin 28 of the CPU is routed to input pin 12 of buffer U6. It is transferred through the buffer, exits on pin 11, and is routed to S-100 bus pin 66. This signal is generated as a service to dynamic memory cards that utilize the Z80 RFSH* signal.

MRQ is provided to the S-100 bus as the inverted MRQ* signal of the Z80 CPU. Z80 MRQ*, on pin 19 of the CPU, is inverted by U18, and is applied to input pin 12 of buffer U17 as MRQ. It is transferred through the buffer, exits on output pin 11, and is routed to S-100 bus pin 65. This signal is generated as a service to memory and other cards that require the MRQ signal.

Both of the above signals utilize S-100 pins that have not been defined by the IEEE S-100 Standards Committee; therefore, there should be no conflict with IEEE S-100 standard cards.

pWAIT is provided to the S-100 bus as the inverted WAIT* signal going into pin 24 of the Z80 CPU. It is buffered by inverter U18, and is generated as a service to those cards that may require it. It, also, uses an IEEE undefined S-100 pin, pin 27.

DMA Control Lines

The primary DMA control lines utilized by the Big Z CPU card are: DODSB*, ADDSB*, STDSB*, and CCDSB*.

DODSB* comes into the Big Z CPU via pin 23 of the S-100 bus. It is routed through inverter U18, and is applied to the tri-state inputs of U37 and that portion of U25 which is concerned with the Data Out bus. The input side of inverter U18 is held normally high by pullup resistor R1. When DODSB* becomes true (low), the output of inverter U18 becomes high, disabling the data out buffers.

ADDSB* comes into the Big Z CPU via pin 22 of the S-100 bus. It is routed through inverter U18 (pins 1 and 2), and is applied to the tri-state inputs of U36, U35, and that portion of U25 which is concerned with the Address bus. The input side of inverter U18 is held normally high by a pullup resistor in resistor pack U31. When ADDSB* goes true (low), the output of inverter U18 will go high, disabling the address bus buffers

STADSB* comes into the Big Z CPU via pin 18 of the S-100 bus. It is routed through inverter U30, and is applied to the tri-state inputs of U39. The input side of inverter U30 is held normally high by a pullup resistor in resistor pack U28. When STDSB* becomes true (low), the output of inverter U15 goes high and disables buffer U6, tri-stating pSYNC, pDBIN, sINTA, and pWR*

The DMA arbitration lines DMA0* through DMA7* are not implemented on the Big Z CPU.

SYSTEM UTILITIES

System Power Lines

- 1. A positive 8 volt DC supply is assumed on S-100 pins 1 and 51. This supply is routed to voltage regulator VR4 where it is regulated to the plus 5 volts required by the chips on the board. A 1.5 microfarad tantalum capacitor is located on the input side of VR4, and a 0.1 microfarad ceramic capacitor is located at various places on the board, serving to bypass transients and helping to keep the plus 5 volt supply steady.
- 2. A negative 16 volt supply is assumed on S-100 bus pin 52. This supply is routed to voltage regulators VR1 and VR2, where it is regulated to the minus 12 volts and minus 5 volts required by the chips on the board. A

1.5 microfarad tantalum capacitor is located on both sides of both regulators, which serve to keep the voltage supply steady.

- 3. A positive 16 volt supply is assumed on S-100 bus pin 2. This supply is routed to VR3 where it is regulated to the plus 12 volts required by the chips on the board. In common with VR4, a 1.5 microfarad tantalum cap is located on the input side of VR3, and a 0.1 microfarad cap is located on the output side.
- 4. Ground lines are assumed on pins 50 and 100 of the S-100 bus. The Big Z CPU does not implement the ground lines on pins 20, 53, and 70 specified by the IEEE S-100 standard.

System Clock

The system clock, referred to on-board the Big Z CPU as Phi2, is generated by the Big Z oscillator section and is output to the S-100 bus on pin 24 through buffer U29.

Phi1 is also generated by the Big Z oscillator section and is output to the S-100 bus on pin 25 through buffer U29. **CAUTION:** Phi1 conflicts with the IEEE pSTVAL* signal line. In an IEEE system, this line must be cut. It is provided as a service to those cards that may require it. If no cards in your system require the Phi1 clock line, we suggest that this line should be cut.

The primary system clock is the Phi2 clock, which provides the control timing for all bus cycles.

CLOCK is derived from the Big Z oscillator section and is routed to the S-100 bus on pin 49, through buffer U29. It is a 2 MHz signal, regardless of the optional switch settings which select an internal 2 or 4 MHz clock. IEEE specifies a 2 MHz clock signal on this pin.

System Reset Functions

RESET*. When RESET*, coming into the Big Z CPU from S-100 bus pin 75, goes low (true), U11 provides a RESET* signal to the Z80 CPU, and to the Power-On Latch. This signal is also provided to the S-100 bus as POC* (Power-On Clear*) on S-100 pin 99. RESET* and POC* are held low for approximately 470 milliseconds due to the time it takes to recharge C22, a 100 microfarad electrolytic capacitor, through R3, a 4.7K ohm resistor. This meets the IEEE specification of a minimum active period of 10 milliseconds for POC*

Memory Write Strobe

MWRT is provided to the S-100 bus on pin 68 via buffer U6. It is derived from the Z80 signals MRQ* and WR* true (active low on pins 19 and 22 of the Z80 chip), ANDed together by AND gate U17. When WR* and MRQ* on the Z80 are true, both inputs to AND gate U7 will be high, since the Z80 signals are inverted by inverter U18.

The generation of MWRT is inhibited when a front panel is connected to the system, and the front panel is

allowed to generate its own MWRT signal.

Special Caution

SSWDSB* is provided to the Big Z CPU on S-100 bus pin 53. This signal is used as a sense-switch disable line on Imsai and other front panels. It is in direct conflict with IEEE S-100 standards, which define pin 53 as a ground line. If the Big Z CPU card is to be used with an IEEE S-100 system, or in an IEEE-standard motherboard, such as the JADE ISO-BUS, this line must be cut between pin 12 of NAND gate U22 and pin 53 of the S-100 bus. Since it is held normally high by the pullup resistor in resistor pack U31, cutting this line will not affect the normal operation of the CPU—it will merely allow it to run.

This concludes the Technical Description of the Big Z/S-100 interface. The following sections are a Technical Description of the EPROM interface, the USART interface, and the Oscillator sections of the board.

EPROM INTERFACE

The EPROM interface circuitry is comprised of DM8131 comparator U34, switch module U33, NAND gates U10, U22, and U4, inverter U15, and AND gate U7.

The comparator at U34 monitors the state of address lines A10 through A15 (depending on which EPROM you have selected) on the internal address bus. It compares the state of these lines to the settings of switch module U33. If a particular switch (1 through 7) of U33 is closed, the switch-side inputs to comparator U34 are grounded (low). If the switches are open, the switch-side inputs to comparator U34 are pulled high by pullup resistors in resistor pack U32.

When a state of equality exists between the switch settings and the current state of A10 through A15, the equal compare output at pin 9 of U34 will go low. This signal is always inverted by inverter U15; therefore, when the comparator finds equality, the output of U15 will be high. Conversely, when there is inequality, the output of U15 will be low.

The output of U15 is applied to input pin 9 of NAND gate U22, where it is NANDed with the output of AND gate U41, pin 6, defined as MEMRD (memory read). When equality is true (high at this point) and MEMRD is true, the output of NAND gate U22, pin 8, will be low; but if either MEMRD or equality is false (low), the output of U22 will be high.

NAND gates comprising two sections of U10 are connected as a flipflop whose SET input is at pin 13, and whose RESET input is at pin 9. This cross-connected set of NAND gates is referred to as the Power-On Jump/Reset Latch (hereafter referred to as the POJ Latch).

The RESET* signal, connected to RESET* pin 26 of the Z80 CPU, is connected to the SET input of the POJ latch through switch 8 of switch module U23. When this switch is closed, a negative pulse from the RESET* line will set the latch. The SET input of the POJ latch is held normally high by a pullup resistor in resistor pack U28.

Consider a power-on sequence: the state of comparator U34 may be indeterminate, but we know that RESET* will be low (true); therefore, a low pulse will be applied to pin 13 of U10. This results in a high output which is routed to pin 10, forcing pin 8 to go low. Now we have two lows on the inputs of 13 and 12 at U10, so the output on pin 11 will definitely be high. This circles around, like a dog chasing its own tail, reinforcing its own state and tending to keep the flipflop set. This high output is also applied to NAND gate U22 via input pin 5.

Since the first instruction the Z80 will execute is a memory read, MEMRD will also soon go high. This forces the output of NAND gate U22, pin 6, low. This low is applied to AND gate U7, which results in a low being output on pin 6, and the EPROM is selected (EPS* becomes true). Now the Z80 will begin reading its instructions from the EPROM. This state of affairs will continue until the EPROM jumps outside its own range.

EPS* can only be generated by one of the following conditions: The POJ latch is set, or there is a state of equality on the comparator and MEMRD is true. The first condition is met during reset; the second condition is met when we are doing memory reads in the address range selected by the switches on U33.

EPS* is applied to pin 4 of NAND gate U4. If EPS* is true (low), the output of U4 at pin 6 must be high; therefore, the data in buffers are disabled, and we can only read from the EPROM.

By the same token, if we are *not* reading from the EPROM, EPS* will be false (high). If we are reading from the USART, DCS* will be true (low), and again the output of U4 will go high, disabling the data in buffers. If EPS* is false (high), and DCS* is also false (high), there is yet another condition that can tri-state the data in buffers: SSWDSB* is true (low) at pin 53 of the S-100 bus (remember, we told you to cut it when the Big Z was used in a system where pin 53 is always grounded), or either RUN or SS is low (false) at pins 71 and 21 of the S-100 bus.

How does the EPROM get selected in the Shadow Mode? Simple. The address switches on U33 don't necessarily have anything to do with it. When the CPU is reset, the RESET* line at pin 13 of U10 will go low, forcing the output high and setting the POJ latch. The first instruction executed by the Z80 will be a read (op code fetch), so pin 4 of U22 goes high along with pin 5

(the SET condition of flipflop U10). This outputs a low to pin 5 of U7. The other side of this AND gate is held high by the pullup resistor R14, and since the J-K link is cut, it must remain high, irrespective of the state of the output of U22 pin 8, because there is nothing to pull it low. Therefore, a lot on pin 5 of U7 ANDed with a high on pin four must result in a low being output from pin 6, which is—you guessed it—the EPS* signal. Since the address bus of the Z80 will be at zero, and we no longer care about the state of A10-A15, the Z80 must begin executing instructions from the EPROM.

Now, when MEMRD is true and we have an equality from the comparator, the POJ latch is reset and the EPROM is deselected, never to be heard from again and vanishing into thin air like a Hindu fakir. Why? Because the only thing that will set the POJ latch again is another reset or power-on condition. Voila! We are Shadowed.

Note that the Z80 can do memory writes to anywhere in memory, and all I/O operations, and even reads from memory as long as the address range from which it is reading is different from that selected by the switches of U33.

This circuitry is subtle, and not immediately apparent—but trust us, it works. A little pencil-and-paper doodling with logic equations will prove it to even the most stubborn doubter.

USART INTERFACE

The USART interface circuitry is comprised of comparator U24, switch module U23, pullup resistor pack U32, the baud rate generator and its associated crystal, OR gate U14, inverter U15, NOR gate U8, the USART itself (an 8251), and the RS232 level shifters at U12 and U9.

The lower portion of the internal address bus is monitored by the comparator U24 on lines A2-A7. The current state of the address bus is compared to the switch settings on U23 switches 1 through 6. As with the EPROM select circuitry, the switch-side inputs to the comparator can be either low or high—high if the switch is open by courtesy of resistor pack U32, or low by virtue of the fact that when a switch is closed it is grounded.

When equality is found, pin 9 of the comparator will go low. This signal is applied to pin 9 of OR gate U14, where it is ORed with the output of OR gate U14, pin 11. U14's section whose output is on pin 11 ORs A1 with IORQ*. DCS* is generated by an IORQ* true (low) or A1 low, ORed with equality from comparator U24. The output of U14 pin 8 is also applied to U4 pin 5 as DCS* to disable the data in buffers

Tx and Rx clocks are provided to the USART via the MC14411 baud rate generator, whose internal timing is determined by Y2 crystal. A 16-times maximum baud

rate (9600 baud or 153.6 KHz) is provided by NOR gate U8. One input, pin 8, is grounded; the other is routed in from the baud rate generator U2 pin 18.

The Tx data output from the 8251 USART is sent to pin 2 of U12, an MC1488 RS232 level shifter, where it is output from pin 3 as a level that swings between plus and minus 12 volts.

Similarly, the Rx data input to the USART is sent from RS232 level shifter U9 to pin 3 of the USART, as is the Reverse Channel signal. Reverse Channel can be used as a "busy" or "not ready" indicator.

RxD, TxD and RVC are available at the front panel and USART connector U19 at pins 16, 12, and 14 respectively.

CAUTION: If you are using a front panel board connected to U19, make *sure* that it does not make contact with the USART side (pins 9-16). Failure to observe this caution can result in damaged front panel boards and damaged RS232 level shifters. Watch those Imsai front panels!

OSCILLATOR SECTION

The oscillator section of the Big Z CPU consists of the following components:

A. Main Oscillator Circuit

This consists of crystal Y1, a 4 MHz crystal; inverter U21 (2 sections), capacitors C23, 26 and 27 (0.001 microfarad caps); R10 and R11; and section 1 of U11, a 7474 flipflop. Pin 4 of U21 produces a 4 MHz square wave as the result of the action of the crystal, capacitors, resistors and inverters in the circuit. Flipflop U11 is connected as a divide-by-two circuit. Its Q output, on pin 5, is presented to pin 4 of buffer U29, where is is buffered out to pin 49 of the S-100 bus as CLOCK*. Its Q* output, on pin 6, reaches around to its D input, forming the divide-by-two, and is also presented to switch S1 as a 2 MHz signal.

Switch 1 chooses between the 4 MHz signal available from pin 4 of U21, or the 2 MHz signal available as the Q* of U11.

B. Secondary Oscillator Circuit

This circuit consists of switch 1, and sections of inverters U15, U21, and U30. The center point of the single-pole double-throw switch S1 receives either a 2 MHz square wave or a 4 MHz square wave, depending on its position. This is fed through inverter U21 (pins 5 and 6) to the Z80 Phi clock input on the CPU pin 6. It is also fed to input pin 13 of inverter U30, exits via pin 12, and is applied to input pin 2 of buffer U29. It passes through buffer U29 which is always enabled by virtue of the fact that its tri-state inputs are grounded, exits at pin 3, and is transmitted to the S-100 bus, pin 24, as the Phi2 clock.

The center point of switch S1 is additionally fed to pin 9 of inverter U21, where it is delayed by the gate-

time of U21, exits via pin 8, and is routed to input pin 13 of inverter U30 through an RC network consisting of C25, a 100 picofarad capacitor, and R12, a 6.8K ohm resistor. This RC network delays the signal by approximately 680 nanoseconds. At inverter U30, the signal is again slightly delayed by the inverter's gate time, exits on pin 10, and is routed to input pin 10 of buffer U29. It passes through the buffer, exits via pin 9, and is transmitted to the S-100 bus on pin 25 as Phi1 clock.

CAUTION:

Phi1 clock is provided as a convenience only, and is in direct conflict with the IEEE specification of pin 25 as pSTAVAL*. On IEEE S-100 systems, this clock should be eliminated by cutting the trace between U29 pin 9 and S-100 bus pin 25.

For those cards or systems that require the Phi1 clock signal, this circuitry provides a very good approximation of the actions of an 8080-style 8224 clock driver.

This concludes the Technical Description of the Big Z CPU.

THE BIG Z OPTIONS

OPTION 1-ON-BOARD EPROM

You should have installed the following components: an 8-position switch module at U33, a 24-pin socket at U13, a 16-pin socket at U34, and an 8131 IC at U34.

For a 2708-type EPROM

- Set switch 7 on U33 to OFF.
- 2. Set switch 8 on U33 to ON.
- 3. Select EPROM address from Table A-1 and set the switches on U33 accordingly.

For a TMS 2716-type (TI three-voltage EPROM):

- 1. Install a jumper from A to C.
- 2. Install a jumper from D to B.
- 3. Cut the etch from B to C.
- 4. Set switches 1 and 7 on U33 to ON.
- Set switch 8 on U33 to OFF.
- 6. Select EPROM address from Table A-2 and set the switches on U33 accordingly.

For an Intel-type 2716 (single plus 5 volt only)

- 1. Cut the etch from L to E.
- 2. Cut the etch from F to M.
- 3. Install a jumper from D to M.
- 4. Install a jumper from C to B.
- 5. Install a jumper from I to A.
- 6. Install a jumper from plus 5 volts to E.
- 7. Set switches and 7 on U33 to ON.
- 8. Set switch 8 on U33 to () OFF
- 9. Select EPROM address from Table A-2 and set the switches on U33 accordingly.

For an Intel 2732/TMS 2732 (4K) EPROM:

- 1. Cut the etch from L to E.
- 2. Cut the etch from F to M.
- 3. Cut the etch from G to H.
- 4. Install a jumper from D to M.
- 5. Install a jumper from G to B.
- 5. Install a jumper from C to B.
- 6. Install a jumper from G to E.
- 7. Install a jumper from H to I.
- 8. Set switch 1, 2 and 7 on U33 to ON.
- 9. Set switch 8 of U33 to OFF.
- 10. Select EPROM address from Table A-3 and set the switches on U33 accordingly.

OPTION 2-M1 WAIT STATE

- 1. Set switch 7 of U23 to OFF.
- 2. Install a jumper from R to F.
- 3. Change USART option to Option 7.

OPTION 3—1K x 8 Masked ROM (VECTOR GRAPHIC MONITOR)

- 1. Install a jumper from I to A.
- 2. Set switch 1 on U33 to OFF.
- 3. Set switch 8 on U33 to ON.
- 4. Select EPROM address from Table A-1 and set switches on U33 accordingly.

OPTION 4-NO EPROM AND NO POWER-ON JUMP

Set switch 7 and 8 on U23 to OFF.

OPTION 5— POWER-ON JUMP

1. Set switch 8 on U23 to ON.

NOTE: an EPROM *must* be on the board to use the Power-On Jump Option. The Big Z CPU will not perform an off-board Power-On Jump.

OPTION 6—EPROM WAIT STATE (4MHz)

1. Set switch 7 on U23 to ON.

NOTE: An EPROM *must* be on the board to use this option.

OPTION 7—USART OPTION

You should have installed the following components: an 8-position switch module at U23, a 22 megohm resistor at R6, a 1.8432 MHz crystal at Y2, a 24-pin socket at U2, a 28-pin socket at U3, a 16-pin socket at U24, an 8131 IC at U24, an 8251 IC at U3, a MC14411 IC at U2, an MC1488/75188 IC at U12, a MC1489/75189 IC at U9, the plus and minus 12 volt regulators at VR3 and VR2 respectively, and an 8-position switch module at U1.

1. Set ONE switch on U1 to the desired baud rate. Note that only ONE switch may be on at any given time.

The baud rate is silk-screened next to U1 on the board. All switches other than the one selected must be set OFF.

Select the desired I/O port address from Table A-4 and set the switches on U23 accordingly.

OPTION 8-SHADOW EPROM

Enable the Power-On Jump as shown in Option 5.

1. Cut the etch from J to K.

switch positions on U33.

- 2. Install EPROM as shown in Option 1.
- This option is normally used to perform a system boot function. When the system is powered up or reset is activated, the power-on/reset latch formed by U10 is on and the processor will run code from the EPROM. The processor will continue running from the EPROM until a jump occurs to the address range selected by the switches on U33. Note that the program in the EPROM should be assembled to run in an address

range OTHER than the one which is selected by the

When the jump to the selected U33 address range is detected, the EPROM will no longer be accessed, and will be transparent to the system. The program in the EPROM may be assembled to run in any address range as long as that address range is different from the range selected by the switches on U33. The EPROM is accessed for all memory read operations until a memory read is detected that generates an address in the range selected by the switches on U33. At this time, normal memory reads may take place because the power-on/reset latch will be cleared, and normal addressing is restored. I/O instructions and memory writes will execute normally while the power-on/reset latch is set, but all memory reads will address the EPROM.

OPTION 9-MRQ*

Please note that the Memory Request Strobe MREQ, as supplied to the S-100 bus by the Big Z CPU card is a positive true signal. This does not conform with many memory card requirements. If your memory cards require an MRQ* signal, you can invert MRQ by using one of the spare gates on the board. To do this, tie pins 9 and 10 of U4 high by installing a jumper between these pins and pin 14 (5 volts) of U4. Cut the etch that runs between pin 11 of U17 and pin 65 of the S-100 bus. Install a jumper from pin 11 of U17 to pin 11 of U4. Install a jumper from the output of U4, pin 8, to S-100 bus pin 65. This will give you an inverted MRQ signal. Although the timing of this signal will be slightly delayed, the delay is negligible and should meet the requirements of most any memory board.

BOARD ASSEMBLY INSTRUCTIONS

The JADE BIG Z CPU board is intended for those people who have had some prior experience with kit building and digital electronics. If you do not fall into this category, it is highly recommended that you find an experienced person to help you with the assembly and checkout of the board.

Although there is nothing sacred in the suggested steps that follow, if you will follow them step-by-step you should find your task much easier. We suggest that you start at a time when you will be able to

complete the board. It will help to mark the boxes as

you complete each step. 1. Make sure you have the tools you will need to asemble this kit. For this board you will need the following: a soldering iron (20 watts maximum), Rosin Core solder (preferably 63/37), diagonal cutters, a small magnifying glass, a screwdriver, and a lead former or a pair of needle-nose pliers. 2. Check the parts received against the parts list. Take special care to correctly identify look-alike parts; i.e., resistors, capacitors and diodes. If anything is missing from your kit, please call JADE's Customer Service Department and report the shortage immediately. 3. Read the section of this manual titled "Construction and Soldering Tips." If you have trouble identifying any of the parts, the section titled "Parts Identification" should help you. Do this now before

CAUTION

you proceed any further.

USE EYE PROTECTION WHILE SOLDERING OR CUTTING WIRE

4. Install 14-pin sockets at U4, U5, U7, U8, U9,
U10, U11, U12, U14, U15, U18, U20, U21, U22, U30, and
U41. Do not solder them in yet.
5. Install 16-pin sockets at U6, U17, U24, U25,
U26, U27, U28, U29, U31, U32, U34, U35, U36, U37,

U38, U39, and U40. Do not solder them in yet.

6. Install 24-pin sockets at U2 and U13. Do not solder them in yet.

7. Install 28-pin socket at U3. Do *not* solder it in yet.

8. Install 40-pin socket at U16. Do *not* solder it in yet.

9. A handy trick to help you construct your board is to insert all the above sockets into the board first, then place the flat styrofoam cover you received with your kit box firmly against the top of the board. Turn it over, holding the flat styrofoam piece tightly against the board. The IC sockets should not be on the bottom. Press the board down, forcing the sockets into the styrofoam. Now solder alternating corner pins of the IC sockets to hold them in place temporarily (pins 8 and 16 on a 16-pin socket, for instance.)

Now turn the board over and very carefully inspect it to determine that all the IC sockets are down flat against the board. If you find any that aren't down flat, melt the solder joints at the corners of the IC socket and press it down against the board.

When you have determined that all the IC sockets are down firmly on the board, turn the board back over and solder all the pins. Make sure that all the pins are sticking through the board. IC sockets are very difficult to remove once they are soldered onto a board. For soldering hints, turn to Appendix B of this manual.

10. Install 1.5 ufd capacitors at C16 through C21. (NOTE that there are *two* C17s on the board. This is to allow you a choice between using dip tantalum caps and radial electrolytics. Dip tantalums are much preferable and are the type shipped with the Big Z kits as supplied by **JADE**. Install C17 according to the type of capacitor you are using.)

11. Install 0.1 ufd capacitors at C1 through C15.

12. Install the three DIP switches at U1, U23, and U33. Do not place these DIP switches in sockets—they are liable to fall out under use.

13. Install a 100 microfarad electrolytic capacitor at C22.	solder side of the board, with the nut next to the regulator.
14. Install a 100 picofarad capacitor at C24 and C25.	25. Check all your solder joints carefully. Inspect the board for cold solder joints or solder
15. Install a 0.001 ufd capacitor at C23, C26, and C27.	bridges, as per the instructions in Appendix B. 26. BEFORE INSTALLING ANY ICs —place
16. Install a 330 ohm resistor (orange, orange, brown) at R5.	the board in your computer and check all the voltages to make sure that you do not have any power supply
17. Install the 1K ohm resistors (brown, black, red) at R4, R10, and R11.	shorts on the board. The output voltages from all the regulators can be measured on the pin facing toward the top of the board (away from the S-100 connector).
18. Install a 2.7K ohm resistor (red, violet, red) at R2.	Be careful not to let your probes short the voltage regulator pins together, since this can destroy a
19. Install the 4.7K ohm resistors (yellow, violet, red) at R1, R3, R7, R8, R9, R13 and R14.	voltage regulator very neatly—and quickly. If all of the voltages are up to par (plus or minus about half a volt or so), continue to step 27; otherwise, check the board
20. Install the 6.8K ohm resistors (blue, gray, red), at R12.	again for shorts. Find that short before you install any ICs, and correct it.
21. Install the 22 megohm resistor (red, red, blue) at R6.	27. Install all ICs and resistor packs in the locations shown on the Assembly Drawing.
22. Install a 4 MHz crystal at Y1.23. Install a 1.8432 MHz crystal at Y2.	28. Install whatever options you have chosen from the Options list.
24. Install the voltage regulators. The 7805/LM340T5 regulator is installed at VR4. This is the plus 5 volt regulator and should be used with a heat sink. If you have a good heat sink compound, we suggest you use it at this regulator only. Use it sparingly, as too much is worse than none at all. Now install the 7912/LM320T12 regulator (minus 12 volts) at VR2. Install the 7905/LM320T5 (minus 5 volts) regulator at VR1. Install the 7812/LM340T12 (plus 12 volts) regulator at VR3. Button them down with the screws and nuts supplied. Place the screw through the	29. Install a single-pole double-throw switch at T-U-V. If a switch has not been included in your kit, solder in the wire-wrap pins in its place. The center to top hole (T to U) selects a 2 MHz clock. The center to bottom hole (U to V) selects a 4 MHz clock. Regardless of the switch setting, the CLOCK* signal on pin 49 of the S-100 bus will be 2 MHz, as per IEEE specifications. 30. You should now be on the air. If you have trouble, go to the "Troubleshooting Tips" section of this manual for checkout procedures. If you don't—happy computing!

CHECKOUT PROCEDURES AND TROUBLESHOOTING TIPS

Before plugging the board into the sytem, do the following:

- 1. Carefully inspect the board for solder shorts or damaged components.
- 2. Insure that all ICs are out of their sockets at this point.
- 3. Install all options that are to be used in your system. Be especially careful when installing EPROM options, because your EPROM may be permanently damaged by improper jumper configurations. Five-volt-only EPROMS can be destroyed by the minus 5 and plus 12 volts supplied to the EPROM socket if the etches are not properly cut. Ohm them out before

installing the EPROM, or check the voltages at the proper socket pins.

Some confusion can exist for parts labeled 2716. Texas Instrument parts use plus 12 and minus five volts, while others (such as Intel), are five-volt-only types. The Texas Instrument TMS2516 is a five-volt-only part that is identical to the Intel 2716.

4. Plug the processor board into the bus with power OFF, being careful to line up pins 50 and 100 with the ground pins on the bus. If the board should somehow inadvertently become reversed in the S-100 connector, extensive damage could result when power is applied. In most mainframes, it is physically impossible to insert the card backwards—but some

people have managed to do it. It never hurts to make sure, and we'd rather insult your intelligence by telling you about it than see you destroy your CPU card.

- 5. It is highly recommended that the plus five volt supply be monitored while applying power for the first time. Shut the system down *immediately* if the supply does not read five volts (plus or minus something really reasonable). Monitor the other voltages as well before attempting to run the processor in the system.
- 6. Next, install all the ICs in their sockets according to the parts list or the assembly drawing. Make certain that pin one of all ICs are down, facing the S-100 bus connector on the board. There is no exception to this rule—all ICs face the bottom of the board. If you are not sure where pin 1 is on an IC, refer to the parts identification section of this manual.
- 7. Carefully turn the power on. Check for any discoloration in the parts and touch each IC gingerly. If it is very hot, chances are that you have inserted it backwards. Remove it, throw it away, and install a new part. The old one might work, but it is bound to fail in the near future, and according to Murphy's Law, which states that darn near anything can happen bad, it will fail exactly when you are most depending on it, like in a 14-hour sort or something. (Editor's Note: JADE's corollary to Murphy's Law states that "Murphy was an optimist!")

If you have a front panel, single-step the board to see if the first few instructions are fetched properly. In case of problems, carefully check all options installations and switch settings, since this is the most common cause of difficulty with this board.

Please note that not all front panel boards will work with the **Big Z** CPU card. Since the Big Z was designed to conform as much as possible with the proposed IEEE S-100 standard, it does not provide mirrored I/O addressing. Mirrored I/O addressing is an old Imsai/80890 convention in which the I/O address is mirrored (carried by both the upper and lower halves of the address bus). With the advent of the Z80 CPU, it became possible to perform block I/O instructions. The Z80 uses the upper half of the address bus to provide a byte count to its peripherals during these block move I/O instructions, and the use of mirrored I/O addressing effectively precludes this entire class of very useful instruction from the Z80's reportoire.

Some board designers (heaven only knows why) decode the upper half of the address bus for an I/O address. Why? We've never been able to figure it out. Among these that we know about are the Vector Graphic Flashwriters and I/O cards, Imsai front panel boards, Imsai I/O boards, the MECA tape system, Computime clock and calculator boards, and others.

Although the IEEE does not specifically forbid this practice, it is strongly discouraged. The designers of

the Big Z CPU have elected not to implement mirrored I/O addressing. If you have cards which use this addressing scheme, we suggest that they be modified to decode the *lower* half of the address bus (A0-A7) rather than the upper half.

One of the most common problems we have encountered with our customers using the Big Z is caused by the EPROM not being properly accessed after a power-on or reset. If the EPROM you are using has a paper label over the window, do not assume that it is a 2708 or other EPROM. Carefully lift the label to see if a transparent window is present on the device. If no window is present, it is a masked ROM or PROM. ROMs and PROMs that have pinouts similar to the 2708 or 2716 will work on the Big Z provided that you insure that pins 18, 19, 20 and 21 of the device are supplied with the same voltages as in the circuit in which they were originally used.

Instructions are included in the Options section for interfacing a Vector Graphics Monitor ROM. Note that the ROM, PROM or EPROM that is the starting point of the system monitor or bootstrap loader must be located on the Big Z CPU board in order to use the power-on jump feature. Devices that form the remainder of the system monitor may reside on other boards in the system, but the starting point of the monitor must by on the processor board.

Tarbell disk controllers that use an on-board coldstart loader ROM will not work with the Big Z. JADE has available several monitor ROMs that include the Tarbell disk interface cold-start loader routines. The on-board ROM on the Tarbell controller must be disabled.

To continue the checkout procedure:

- 8. If the voltages you have monitored during steps 5 and 7 have not been up to par, either the regulators are defective (most unlikely), or a short circuit exists somewhere on the board. Power down and check for solder bridges.
- 9. Check Z80 pin 6 for a 2 or 4 MHz square wave. If this is not present, you have trouble in the Oscillator section of the board. Check the ICs. Check the capacitors and resistors for proper values. Check for solder bridges or shorts.
- 10. Halt the CPU. Hold the reset button down and look at the following pins of the Z80 with a voltmeter or preferably a logic probe or oscilloscope:

pin 26 (RESET*) should be LOW. pins 1-5 and 30-40 (A0-A15) should be HIGH. pins 7-10 and 12-15 (D0-D7) should be HIGH.

Now release the RESET button. Look at the following pins on the Z80:

pin 26 (RESET*) should be HIGH. pin 25 (BUSRQ*) should be HIGH.

pin 24 (WAIT*) should be LOW. pin 18 (HLTA*) should be HIGH. pin 27 (M1*) should be LOW. pin 16 (INT*) should be HIGH. pin 17 (NMI*) should be HIGH. pin 23 (BUSAK*) should be HIGH. A0-A15 should be LOW.

- 11. Install a monitor EPROM. Hit reset. Examine pin 9 of comparator U34. You should see a low-going pulse as the EPROM is selected. If pin 9 remains high, you have probably addressed your switches incorrectly. Check them out against the proper settings on the applicable Table A section for your type of EPROM. If pin 9 remains low, either there is something wrong with the address lines of the internal address bus, or the comparator is defective, or U10 is defective. Make sure you have the pullup resistor packs and pullup resistors properly installed.
- 12. With an EPROM installed, check pin 9 of comparator U24 to determine if the USART is being addressed correctly. Follow the same logic as in step 11 above.
- 13. Check your monitor program against the sample monitor program included with this manual. You may have a software problem. The most common software problem we have encountered centers around incorrect initialization of the 8251 USART.

PROGRAMMING THE USART

A simple program that uses the USART as output is included with this manual. Note that the RS232C interface from the USART is contained on the same DIP connector as the front panel signals. When connecting a front panel, be careful to insure that the RS232 levels do not go to any circuitry on the front panel through the DIP connector cable. This could render the USART unusable, as well as damage components on the front panel board. The DIP cable will have to be split at the DIP connector if a front panel is used in conjunction with the RS232 interface. A cable from pins 1 through 8 will go to the front panel. A cable from pins 9 through 16 will go to the RS232 connector or plug.

The USART appears as two consecutive port I/O addresses to the processor. U24 decodes a group of four consecutive addresses and the two lower addresses of this group of four are enabled by A1 going low at pin 12 of U14. The upper two addresses may be enabled to talk to the USART by cutting the etch on the solder side of the board at U14, pin 12.

An ODD address (i.e., A0 is 1 or high) selects the USART command/status register and an EVEN

address (i.e., A0 is 0 or low) selects the USART data register. After a power-on or reset, the USART must be programmed (initialized) for use by outputting a mode word, followed by a command word. The format for the mode word is as follows:

Bit 0 0

Bit 1 1

Bits 2 & 3:

00 means 5 bits per character.

10 means 6 bits per character.

01 means 7 bits per character.

11 means 8 bits per character (most usual configuration)

Bit 4—0 means parity disabled, 1 means parity enabled.

Bit 5—0 means odd parity selected, 1 means even parity selected.

Bits 6 & 7:

00 is an invalid, illegal combination.

01 means one and one-half stop bits.

10 means one stop bit (most usual configuration).

11 means 2 stop bits (usually used at 300 baud or less).

After writing the mode word, a slight delay is needed before writing the command word. This word can be sent to the USART after a LD A instruction, which will provide the necessary delay, and is required anyway. The command word is written to control the transmit or receive function of the USART. The functional format for the command word is as follows:

Initiate Transmit is 33 hex.

Initiate Receive is 36 hex.

Reset is 40 hex (same as a power-on condition). Initiate both transmit and receive is 37 hex.

The mode and command words are only written once after a power-on or reset is performed. The command word may be written each time the function is to change or be selected. Note that this is not necessary when the command word sent to the USART is 37 hex—both transmit and receive are enabled.

The status register of the USART is obtained from inputting the command register. The format of the status register is as follows:

Bit 0. When this bit is high, it means that the Transmitter Buffer is empty and the USART is ready for another data character. This bit is reset by outputting a character to the USART's data register.

Bit 1. When this bit is high it means that a character has been received and assembled by the USART (data is available). This bit is reset when the character is input from the data register of the USART.

Bit 2. When this bit is high, it means that the transmitter is enabled and the USART is in its Transmit Mode.

Bit 3. When this bit is high, it means that the USART has detected a parity error in the character it has just received, or transmitted.

Bit 4. When this bit is high, it signals an Overrun Error. This means that the received data was not input from the USART by the CPU soon enough to allow the USART to properly receive and assemble the next character.

Bit 5. When this bit is high, it signifies a Framing Error. A framing error means that an improper stop bit was detected at the end of the character. This condition can be caused by transmitting the wrong number of data bits or by the wrong baud rate being selected.

Bit 6 is not used, and its condition is meaningless. Bit 7. When this bit is high, it means Reverse Channel. This is used for a "buffer full" or "not ready" indication from peripheral devices. It can be active high or low, depending on the device. A TTL-level signal may be used at the RS232 interface is an RS232 signal is not available.

The following software example sets the mode word to select 8 bits per character, no parity, and 1 stop bit. The system should have been powered-on or reset just prior to executing this program. The command word that is output next selects the transmit and receive mode. The status is read and bit 0 is tested to see if the USART is ready for a character. If this bit is high, then a 55 hex (ASCII "U") is output as a character. The program then loops, testing the status, and transmits a continuous string of "U's". If the transmit data is viewed with an oscilloscope, it appears as a square wave with the low or high portions equal to the bit time or baud rate. The reciprocal of the baud rate will give the bit time in seconds. For example, 1/600 baud equals 1.667 milliseconds (0.001667 seconds).

'USART SOFTWARE EXAMPLE'

ADDR	CODE	STMT SOURCE	STATEMENT	
		0002 ;		
		0002 4	PSECT AL	a B S
>0100		0003		0100H
		0005 ;	ono o	TOOH
		0006 ;	dofine eve	mbols used
		0007 ;	deline si	WID012 0260
>0011		0008 SSTAT	EQU 1:	1H
00010		0009 SDATA		OH
>0001		0010 TXRDY		21H
	•	0011 ;		
		0012 ;		
0100	BE4E	0013 PGM:	LD A	1,4EH :mode word
0102	D311	0014		SSTAT),A
		0015 sout to		
0104	3E37	0016		37H scommand word
		0017 ;enable		nsmit and receive
		0018 ;modes		
0106	D311	0019	OUT (S	SSTAT),A
>0108		0020 LOOP:		
0108	DB11	0021	IN A	,(SSTAT)
			from USART	status port
010A	E601	0023		XRDY
		0024 Stest H	or transmit	tter buffer ready
0100	28FA	0025	JR Z,	LOOP-\$:loop until it's empt
010E	3E55	0026	LD A	,55H ;ASCII "U"
0110	D310	0027		SDATA),A
o a a os		0028 itransc	it the char	racter
0112	18F4	0029	JR LO	OOP-\$;return and do it again
		0030	END	

EPROM TABLES

Table A-1 2704/2708 EPF	Table A-12704/2708 EPROM Address Select (U33)						Table A-1 (2704/2708 EP				lect (l	J33)	
Address Range		SW2 A14				SW6 A10	Address Range	SW1 A15		SW3 A13	SW4 A12		SW6 A10
0000-03FFX	Х	X	Х	X	Х	X	B000-B3FF		Х			X	X
0400-07FFX	X	×	X	X	X		B400-B7FF		X			X	
0800—0BFFX	X	X	X	X		X	B800—BBFF		X				×
0C00—0FFFX	X	. X	X	X			BC00—BFFF		X				
1000—13FF	X	X	X		X	Χ	C000—C3FF			Х	X	X	×
1400-17FF	X	X	X		Χĺ		C400—C7FF			Х	X	X	
1800—1BFF	Х	X	X			X	C800—CBFF			X	X		X
1C001FFF	Х	X	X				CC00—CFFF			X	X		
2000-23FF	X	X		X	X	X	D000—D3FF			X		X	X
2400-27FF	X	X		Х	X		D400-D7FF			X		X	
2800-2BFF	X	X		X		X	D800—DBFF			X			X
2C00-2FFF	X	X		X			DC00—DFFF			X			
3000-33FF	X	X			X	X	E000—E3FF				X	Х	X
3400-37FF	X	X			X		E400-E7FF				X	X	
3800-3BFF	Х	X				X	E800—EBFF				X		X
3C00-3FFF	X	X					EC00-EFFF				X		
4000-43FF	X		X	X	X	X	F000-F3FF					X	X
440047FF	Х		X	X	X		F400F7FF					Х	
4800-4BFF	×		×	X		X	F800—FBFF						×
4C00-4FFF	X		X	Х			FC00-FFFF						
5000-53FF	Х		X		Х	X	•						
540057FF	X		Х		Х		Table A-2						
5800-5BFF	Х		Х			X							
5C00-5FFF	X		X				2716/2516 EPF	ROM A	ddres	s Sele	ect (U	33)	
600063FF	X			X	Х	X	Address	SW1	SW2	SW3	SW4	SW5	
6400-67FF	X			X	Х		Range	A15	A14	A13	A12	A11	
6800-6BFF	X			X		Х							
6C00-6FFF	X			X			0000—07FF	X	X	Х	X	Х	
700073FF	×				X	X	0800—0FFF	X	·X	Χ	X		
740077FF	X				X		1000—17FF	X	X	X		X	
78007BFF	Х					X	1800—1FFF	X	X	X			
7C007FFF	X						2000—27FF	X	Χ		X	Х	
8000-83FF		X	Χ	X	Х	Х	2800—2FFF	X	X		Х		
8400-87FF		X	X	Х	Χ		3000—37FF	X	Х			Х	
8800—8BFF		X	X	Х		X	3800—3FFF	. X	X				
8C00-8FFF		Х	X	X			4000—47FF	X		Х	X	X	
9000-93FF		X	X	. ,	Х	X	4800—4FFF	X		X	X		
9400-97FF		X	X		X		5000—57FF	X		Х		Χ	
9800—9BFF		X	X		- •	X	5800—5FFF	X		Х			
9C00-9FFF		X	X			* 3	6000—67FF	X			Х	X	
A000—A3FF		X	. •	X	X	X	6800—6FFF	X			Χ		
A400-A7FF		X		X.	x		7000—77FF	X				X	
A800—ABFF		X		X	. 3	X	7800—7FFF	Х					
AC00—AFFF		X		X		. "	8000—87FF		X	Х	Χ	X	
				- •									

Table A-2 (Table A-2 (continued)							Table A-4 (continued)					
2716/2516 EPI	ROM A	Addre:	ss Sel	iect (l	J33)		USART A						
Address	SW1	SW2	SW3	SW4	SW5		Address	SW1					SW6
Range	A15	A14	A13	A12	`A11		Range	Α7	Α6	A5	A4	A3	A6
8800—8FFF		Х	X	X			30-31	Х	X			X	X
9000-97FF		Х	X		X		34—35	X	X			X	V
9800-9FFF		Х	X				3839	X	X				X
A000-A7FF		Х		Х	X		3C-3D	X	X	v	v	v	X
A800—AFFF		X		Χ			4041	X		X	X	X	^
B000-B7FF		Х			X		44—45	X		X	X X	X	X
B800-BFFF		Χ					48-49	X		X	X		^
C000—C7FF	~		X	Х	Χ .		4C4D	X		X	^	Х	x
C800—CFFF			X	Х			50—51 54—55	X		x		x	~ `
D000—D7FF			X		X	-	58—59	x		x		,,	X
D800—DFFF			X	V	V	-	5C5D	X		X			
E000—E7FF				X	X		6061	x			X	X	×
E800—EFFF				X	v		6465	X			X	Χ	
F000—F7FF				*	X		68—69	X			Χ		X
F800—FFFF		,					6C6D	X			X		
Table A-3							70-71	X				X	X
2732 EPROM							74—75	Χ				X	
Address		SW2					78—79	X					X
Range	A15	A14	A13	A12			7C-7D	X					
0000-0FFF	X	X	Χ	X			8081		Х	X	X	X	X
1000—1FFF	X	×	X			-	84—85		X	X	X	X	V
2000—2FFF	×	Х		Х			8889		X	X	X		. X
30003FFF	X	X					8C-8D		X	X	X	V	Х
4000—4FFF	X		X	Х			9091		. X	X		X	^
5000—5FFF	X		X	v			9495		X	Ŷ		^	X
6000—6FFF	X			Х			98—99 9C—9D		X	x			() . ·
70007FFF	X	v	х	Х		٠	90—9D A0—A1		x	^	Х	Х	X
8000—8FFF		X	x	^			A4—A5		X		X	X	
9000—9FFF A000—AFFF		x	^	Х			A8—A9		x		X		X
B000—BFFF		x		^			AC-AD)	X		Х		
C000—CFFF			Х	Х			B0B1		Х			X	X
D000—DFFF			X	, ,			B4—B5		Х			X	
E000—EFFF			•	X			B8-B9		X				X
F000—FFFF							BC-BD)	X				
							C0-C1			X	X	X	×
Table A-4							C4—C5			X	X	X	v
USART Addi					- 0140		C8C9			X	X		X
Address SW							CC-C)		X	Х	х	X
Range A7 00—01 X		A5 X	A4 X	A3 X	A2 X		D0D1			X		x	^
04-05 X		x	x	X	Λ.		D4—D5			X	•	^	×
08-09 X			X		Х		D8D9			x			~
0C-0D X			X				DCDI E0E1	,		^	Х	Х	×
10—11 X		X		Х	X		E4E5				X	X	* *
14—15 X				X			E8—E9				X		X
18—19 X					X		EC-EC)			X		
1C-1D X	Х	Х					F0F1					Χ	Х
20—21 X			Х				F4—F5					X	
2425 X			Х				F8—F9						Х
28—29 X			X		×		FC-FC)					
2C—2D X	Х		X										

IEEE S-100 PINOUT and SIGNAL DEFINITIONS

The following S-100 rinout is as stated in the IEEE Preliminary Specifications, and is subject to revision.

1.	+87	Averase maximum must be less than 11 Volts.
2.	+16V	Averase maximum must be less than 21.5 Volts.
3.	XRDY	Active high. One of two bus ready signals [see
	11704	also pin 72].
4.	VIO*	Vectored Interrupt Line O, active low, open collector.
Ξ.	VI1*	[see Fin 4 above for this and the following:]
٥.	VI2*	
7.	VIGK	
₿,	VI4*	
9.	VI5*	
10.	VI6×	
11.	VI7*	
12.	NMI×	Non-maskable Interrupt, active low, open collector.
13.	FWRFAIL*	Active low bus power failure signal.
14.	DMA3*	
15.	A18	Extended Address Bit 18
16.	A16	Extended Address Bit 16
17.	A17	Extended Address Bit 17
18.	SDSBa	Active low, oren collector. Used to disable the 8
		status signal lines.
19.	CDSB*	Active low, open collector. Used to disable the 5
		control output signals.
20.	GND	Ground, common with pins 50 and 100. [Formerly
		defined as memory protect.]
21.	NDEF	Not defined. Throughout this definition of the S-
		100 pinout, NDEF may be used by a manufacturer,
		but any pin so used must be fully specified.
22.	ADSB*	Active low, open collector. Used to disable the
		16 address lines.
23.	DCDSB*	Active low, open collector. Used to disable the 8
		data output lines.
24.	Phi Clk	Phase 1 clock which provides the master timins for
		the bus.
25.	FSTVAL*	Status valid strobe, active low. In conjunction
		with PSYNC, this sisnal indicates that stable
		The state of the s

```
address and status signals are present on the bus.
26.
     FHLDA
               Active high. Hold acknowledge signal.
27.
     REU
               Reserved for future use.
28.
     RFU
               See above.
29.
     A5
               Address Bit 5
30.
     A4
               Address Bit 4
               Address Bit 3
31.
     AO.
32,
               Address Bit 15
     A15
33.
     A12
               Address Bit 12
               Address Bit 9
34.
     A9
               Data Out Bit 1, bidirectional data bit 1
35.
     DO1
34.
     DOO
               Data Out Bit O, bidirectional data bit O
               Address
37.
     A10
                        Bit 10
38,
     DO4
               Data Out Bit 4, bidirectional data bit 4
37.
     D05
               Data Out Bit 5, bidirectional data bit 5
40.
     D06
               Data Out Bit 6, bidirectional data bit 6
               Data In Bit 2, bidirectional data bit 10
41.
     DIR
               Data In Bit 3, bidirectional data bit 11
42.
     DIB
40.
     DIZ
               Data In Bit 7, bidirectional data bit 15
                Status signal indicating that the current machine
44.
     5M1
                cycle is an op code fetch cycle.
               Status sismal indicating that the current machine
45.
     SOUT
                cycle is an I/O output cycle.
46.
     SIMP
               Status sisnal indicating that the current machine
                cycle is an I/O input cycle.
47.
               Status signal indicating that the current machine
     SMEMR
                cycle is a memory read cycle, and is not an INTA
                instruction fetch cycle.
48.
                Status signal indicating that a HALT instruction
     SHLTA
                is being executed.
49.
     CLOCK
                A 2 MHz [+/- 0.5%], 40-60% duty cycle clock which
                is not required to be synchronous with any other
                bus signal.
50.
     GND
               Common with rin 100.
51.
     +SV
               Common with pin 1.
52.
     -16V
53.
     GND
                Common with pin 100. [Formerly Sense
                                                           Switch
                Disable*. All CPU cards used in the IEEE S-100
                bus which have the SSWDSB* line connected must
                have this ein cut.
                                     The signal may be connected
                through the front panel connector cable. I
54.
     SLAVE CLR*
                     This is a sismal used to reset bus slaves.
                    must be active with POC* and may also be
                senerated by external means.
55.
     DMAO*
                Active low, open collector DMA request line.
56.
     DMA1*
                See above.
57.
     DMA2*
                See above.
58.
     SXTROK
                An active low status signal which requests 16-bit
                bus slaves to assert SIXTN*
59.
               Extended Address Bit 19
     A19
4O.
     SIXTN*
                An active low status signal asserted by 16-bit bus
                slaves in response to sXTRQ*.
61.
     A20
               Extended Address Bit 20.
62.
     A21
               Extended Address Bit 21.
43.
     A22
               Extended Address Bit 22.
```

```
Extended Address Bit 23.
64.
     AZ3
                Not defined.
45.
     NDEF
                Not defined.
36.
     NDEF
                Active low, open collector.
67.
     PHANTOM*
                PWR^sOUT*, follows PWR* within 30 ns.
     MWRT
48.
                Reserved for future use.
69.
     RFU
                Common with pin 100. [Formerly memory unprotect.]
     GND
70.
71.
     RFU
                Active high, open collector [see comments for Fin
     RDY
72.
                3].
                              open collector, principal interrupt
     INT*
                Active low,
73.
                request signal.
                Active low, open collector, used in conjunction
74.
     HCLD*
                with pHLDA to coordinate DMA operations.
                Active low, open collector, master reset signal.
75.
     RESET*
                Control sismal identifying the beginning of a new
76.
     PSYNC
                bus cycle.
                Active low control sisnal that identifies
                                                                the
77.
     FWRX
                presence of valid data on the DO bus.
                Control signal requesting data on the DI bus.
78.
     PDBIN
                Address Bit O.
79.
     \triangle 0
30.
                Address Bit 1.
     A1
                Address Bit 2.
81.
     A2
                Address Bit 6.
82.
      A6
                Address Bit 7.
     A7
83.
                Address Bit 8.
84.
      A8
                Address Bit 13.
85.
     A13
                Address Bit 14.
86.
      A14
                Address Bit 11.
87.
      A11
                Data Out Bit 2, bidirectional data bit 2.
      002
88.
                Data Out Bit 3, bidirectional data bit 3.
82.
      DO3
90.
                Data Out Bit 7, bidirectional data bit 7.
      007
                Data In Bit 4, bidirectional data bit 12.
91.
      DI4
                Data In Bit 5, bidirectional data bit 13.
92.
      DIS
                Data In Bit 6, bidirectional data bit 14.
93.
      DIS
                Data In Bit 1, bidirectional data bit 9.
94.
      DI1
                Data In Bit O, bidirectional data bit 8.
25.
      DIO
                Status signal identifying a bus input cycle that
      SINTA
96.
                follows an accepted interrupt request on INT*.
                Active low status signal identifying a bus cycle
27.
      5WO*
                which transfers data from a bus master to a bus
                slave.
                Active low, open collector status sisnal which
98.
      ERROR*
                 identifies an error condition during the present
                 bus cycle.
                Power-on clear sisnal for all bus devices.
                                                               This
99.
      POCK
                 signal, when asserted, must remain low for at
                 least 10 milliseconds.
                System ground line.
100. GND
```

```
0004 ;*** BIG Z MONITOR (1K VERSION 2.0) 9/10/79 AB
               0006 ;
                           ASSUMPTIONS
               0007 ;
                           SERIAL PORT ON BIGZ IS SET TO 10 AND 11 HEX
               0008 ;
                           TARBELL TAPE USING STANDARD TARBELL PORTS
               0009 ;
                           OR KC STANDARD VIA JADE SERIAL/PARALLEL CARD
               0010 ;
                                  SET TO PORTS O1 & 81 HEX
               0011 7
                           NO MEMORY SIZE IS ASSUMED
               0012 ;
               0013 ; CONDITIONAL ASSEMBLY PARAMETERS
               0014 ;
0015 TRUE
                           define values of true/false
DEFFE
                           EQU
                                  OFFFFH
>0000
               0016 FALSE
                           EQU
                                  0
               0017 ;
               0018 ;
                           set conditional assembly values
>0000
               0019 TARBEL EQU
                                  FALSE
>FFFF
               0020 KCTAPE EQU
                                  TRUE
               0021 ;
               0022 :SYSTEM EQUATES
               0023 ;
               0024
                           PSECT
                                  ARS
>E000
               0025 MON
                           ORG
                                  QEQOOH
               0026 ;
               0027 TAPE
>0000
                           EQU
                                  Ó
>0080
               0028 TAPST
                           EQU
                                  80H
>0011
               0029 KBDST
                           EQU
                                  11H
>0010
               0030 KBDDT
                           EQU
                                  10H
>0002
               0031 KBDIN
                           EQU
                                  02H
>0001
               0032 KBDOT
                           EQU
                                  01H
>00FC
               TIAW EEOO
                           EQU
                                  OFCH
>00FA
               0034 SECT
                           EQU
                                  OFAH
>00F8
               0035 DCOM
                           EQU
                                  OF8H
>OOFB
               0036 DDATA
                           EQU
                                  OFBH
>00F8
               0037 DSTAT
                           EQU
                                  OF8H
>007D
               0038 SB00T
                           EQU
                                  007DH
>009E
               0039 TARBL
                           EQU
                                  6EH
               0040 ;
               0041 ;
     C321E0
E000
               0042
                           JP
                                  INIT
E003
     C320E0
               0043
                           JP
                                  EXEC
E006
                           JP
     C390E3
               0044
                                  CONIN
E009
      C385E3
               0045
                           JP
                                  CONOUT
EOOC
     C325E3
               0046
                           JP
                                  HEXIN
EOOF
     C359E3
               0047
                           JP
                                  HEXOUT
E012
     C354E3
               0048
                           JP
                                  DHXOT
E015
     C370E3
               0049
                           JP
                                  CRLF
E018
     C37DE3
               0050
                           JP
                                  SPACE
E01B
     C32BE2
               0051
                           JP
                                  TREAD
E01E
     C395E2
               0052
                           JP
                                  TWRIT
E021
               0053 INIT
     0601
                           LD
                                  B. 1
E023
      3E4E
               0054
                           LD
                                  A, 4EH
E025
     D311
               0055
                           OUT
                                  (KBDST), A
E027
     3E37
               0056
                           LD
                                  A, 37H
E029
     D311
               0057
                           OUT
                                  (KBDST),A
E02B
     21FFFF
               0058
                          LD
                                  HL, OFFFFH
E02E
     23
               0059 FTOP:
                          INC
                                  HL
```

```
TBIG Z MONITOR 2.0.A/B1
                                          SD SYSTEMS Z80 ASSEMBLER PAGE 0002
ADDR
      CODE
                  STMT SOURCE STATEMENT
E02F
      7E
                  0060
                                LD
                                         A, (HL)
E030
                  0061
      2F
                                CPL
E031
      77
                  0062
                                LD
                                         (HL),A
E032
      BE
                  0063
                                CP
                                         (HL)
E033
      2F
                  0064
                                CPL
E034
      77
                  0065
                                LD
                                         (HL),A
E035
      2004
                                         NZ,FTOP1-$
                  0066
                                JR
E037
      0600
                  0067
                                LD
                                         B,0
      18F3
E039
                  8800
                                JR
                                         FTOP-$
E03B
      78
                  0069 FT0P1:
                                LD
                                         A.B
E030
      B7
                  0070
                                OR
E03D
      20EF
                  0071
                                JR
                                         NZ,FTOP-$
E03F
       2B
                  0072
                                DEC
                                         HL
E040
                  0073
      2B
                                DEC
                                         HL
E041
      F9
                  0074
                                LD
                                         SP, HL
                                PUSH 1
E042
      E5
                  0075
                                         HL
E043
      FDE1
                  0076
                                POP
                                         IY
                  0077 12 CR/LF's
E045
      CD70E3
                  0078
                                CALL
                                         CRLF
E048
      CD70E3
                  0079
                                CALL
                                         CRLF
E04B
                  0080 FT0P2
      2163E0
                                LD
                                         HL, MSG1
E04E
      7E
                  0081 INIT1:
                                LD
                                         A. (HL)
E04F
      CD85E3
                  0082
                                CALL
                                         CONOUT
                  0083
E052
      23
                                INC
                                         HL
E053
      FE03
                  0084
                                CP
                                         03H
E055
       20F7
                  0085
                                JR
                                         NZ, INIT1-$
E057
      CD70E3
                  9800
                                CALL
                                         CRLF
E05A
      210100
                  0087
                                         HL, 1
                                LD
E05D
       39
                  0088
                                ADD
                                         HL, SP
E05E
      CD54E3
                  0089
                                CALL
                                         DHXOT
E061
       182D
                  0090
                                JR
                                         EXEC-$
                  0091
                                IF
                                         TARBEL
                  0092 MSG1:
                                DEFM
                                         'JADE COMPUTER SYSTEMS BIG Z MONITOR 2.08'
                  0093
                                ENDIF
                                         KCTAPE
                  0094
                                IF
E063 4A414445
                  0095 MSG1:
                                DEFM
                                         'JADE COMPUTER SYSTEMS BIG Z MONITOR 2.0A'
       20434F4D
       50555445
       52205359
       5354454D
       53204249
       47205A20
       4D4F4E49
       544F5220
       322E4F41
                  0096
                                ENDIF
E08B
      ODOAODOA
                  0097
                                DEFB
                                         ODH, OAH, ODH, OAH
E08F
      03
                  0098
                                DEFB
                                         03H
E090
      FDF2
                  0099 EXEC:
                                LD
                                         SP, IY
                  0100
                                IF
                                         TARBEL
                  0101
                                SUB
                  0102
                                OUT
                                         (TARBL), A
                  0103
                                ENDIF
E092
      CD70E3
                  0104 EXEC3:
                                CALL
                                         CRLF
E095
      3E23
                  0105
                                LD
                                         A, '#'
E097
      CD85E3
                  0106
                                CALL
                                         CONOUT
E09A
      CD7DE3
                  0107
                                CALL
                                         SPACE
E09D
      CD90E3
                  0108 EXEC4:
                                CALL
                                         CONIN
```

```
'BIG Z MONITOR 2.0.A/B'
                                          SD SYSTEMS Z80 ASSEMBLER PAGE 0003
       CODE
                  STMT SOURCE STATEMENT
ADDR
                  0109
                                 CP
EOAO
      FE21
                                         21H
                  0110
                                 JP
EOA2
      FA9DE0
                                         M. EXEC4
                                 CP
                                          'A'
E0A5
      FE41
                  0111
                                 JR
E0A7
       284A
                  0112
                                          Z, ALTER-$
                                 CP
                                          'D'
       FE44
                  0113
E0A9
                                          Z, DUMP-$
EOAB
       2871
                  0114
                                 JR
                  0115
                                 CP
                                          161
EOAD
       FE47
                                 JR
                                          Z . GO-$
EOAF
       283E
                  0116
EOB1
                  0117
                                 CP
                                          'C'
       FE43
                                 JP
                                          Z, COPY
E0B3
      CABSE1
                  0118
                                 CP
                  0119
                                          /T/
EOB6
       FE54
                  0120
                                 JP
                                          Z, TEST
EOB8
      CACDE 1
EOBB
       FE46
                  0121
                                 CP
                                          /F/
                                 JP
                                          Z,FILL
EOBD
                  0122
      CAA0E1
EOCO.
                  0123
                                 CP
                                          'M'
       FE4D
E002
                  0124
                                 JP
                                         .Z , MAP
       CA3CE1
                                 CP
                                          L'
E005
       FE4C
                  0125
                                 JP
                  0126
                                          Z, LOAD
EOC7
       CA72E1
                                 CP
                                          'S'
                  0127
EOCA
       FE53
EOCC
       CASCE2
                  0128
                                 JP
                                          Z, TSAVE
                                 CP
                  0122
                                          ′R′
EOCF
       FE52
                                 JP
EOD1
       CA17E2
                  0130
                                          Z, TLOAD
                                 CP
                                          101
EOD4
       FE56
                  0131
EOD6
                  0132
                                 JP
                                          Z, VERIFY
       CADEE2
                                 CP
EOD9
       FE58
                  0133
                                          / X /
EODB
       CACRE2
                  0134
                                 JP
                                          Z,STRM
                                 IF
                  0135
                                          KCTAPE
                                 CP
                                          141
EODE
       FE59
                  0136
                                 JP
                                          Z, TUNE
                  0137
EOEO
       CA68E2
                                 ENDIF
                  0138
E0E3
       FE42
                  0132
                                 CP
                                          'B'
                  0140
                                 JP
                                          Z, BOOT
EOE5
       CAB5E3
                                          E.
                                 CP
EOE8
       FE45
                  0141
                  0142
                                 JP
                                          Z, OFOOOH
EOEA
       CACOFO
                                 the above is a jump to the Versafloppy BIOS ROM
                  0143 ;
EGED
       13A3
                  0144
                                 JR
                                          EXEC3-$
                                          SPHIN
EOEF
       CD22E3
                  0145 60:
                                 CALL
                                 JP
                                          (HL)
EOF2
       E۶
                  0146
EOF3
                  0147 ALTER:
                                 CALL
                                          SPHIN
       CD22E3
EOF6
                  0148 ALT1:
                                 CALL
                                          CRLF
       CD70E3
EOF2
       CD54E3
                  0149
                                 CALL
                                          DHXOT
                  0150
EOFC
       CD7DE3
                                 CALL
                                          SPACE
EOFF
                  0151
                                 LD
                                          A, (HL)
       7E
E100
       CD59E3
                  0152
                                 CALL
                                          HEXOUT
E103
       E5
                  0153
                                 PUSH
                                          HL
E104
                  0154
       CD22E3
                                 CALL
                                          SPHIN
E107
       5D
                  0155
                                 LD
                                          E.L
E108
                  0156
                                 POP
       E1
                                          HL
E102
                  0157
                                 CP
       FEOD
                                          HDO
E10B
       CA1BE1
                  0158
                                 JP
                                          Z,ALT3
E10E
                                 CP
       FE2F
                  0159
                                          111
E110
       CAPOEO
                                 JP
                  0160
                                          Z.EXEC
E113
       FE2E
                  0161
                                 CP
E115
                                 JR
       2001
                  0162
                                          NZ, ALT2-$
E117
       7:3
                  0163
                                 LD
                                          (HL),E
E113
       23
                  0164 ALT2:
                                 INC
                                          HL
E119
       18DB
                  0165
                                 JR
                                          ALT1-$
E118
       2B
                  0166 ALT3:
                                 DEC
                                          HL
```

```
"BIG Z MONITOR 2.0.A/B"
                                          SD SYSTEMS Z80 ASSEMBLER PAGE 0006
ADDR
                  STMT SOURCE STATEMENT
E1E9
       A8
                  0283
                                XOR
E1EA
       BE
                  0284
                                CP
                                          (HL)
                                         NZ, ERRO ; found an error, exit
E1EB
      C4FFE1
                  0285
                                CALL
EIEE
                  0286
                                INC
       23
                                         HIL.
E1EF
       7C
                  0287
                                LD
                                         A,H
E1F0
       BA
                  0288
                                CP
                                         D
E1F1
       20F4
                  0282
                                JR
                                         NZ, TEST2-$
E1F3
       04
                  0290
                                 INC
                                          В
                                         A, 'P'
       3E50
                  0291
E1F4
                                LD
E1F6
       CD85E3
                  0292
                                         CONOUT
                                CALL
E1F9
                  0223
                                         C
       OD
                                DEC
E1FA
       20DC
                  0294
                                 JR
                                         NZ, TESTO-$
E1FC
       C390E0
                  0295
                                JP
                                         EXEC
E1FF
       F5
                  0296 ERRO:
                                PUSH
                                         AF
E200
       E5
                  0297
                                FUSH
                                         HL
E201
       CD54E3
                  0298
                                CALL.
                                         DHXOT
E204
                  0299
       CD7DE3
                                CALL
                                          SPACE
E207
                  0300
       78
                                LD
                                          A.B
E208
       CD59E3
                  0301
                                CALL
                                         HEXOUT
       CD7DE3
                  0302
E20B
                                CALL
                                          SPACE
                  0303
E20E
                                POP
       F1
                                         AF
E20F
       CD59E3
                  0304
                                CALL
                                         HEXOUT
E212
                  0305
                                CALL
       CD70E3
                                         CRLF
E215
       E1
                  0306
                                POP
                                         HL
E216
       C9
                  0:307
                                RET
                  0308 #
                  0309 ;
                  0310
                                IF
                                         KCTAPE
E217
                                CALL
       CD16E3
                  0311 TLOAD:
                                         DHXIN
E21A
       CD2BE2
                  0312
                                CALL
                                          TREAD
E21D
       CAPOEO
                  0313
                                 JP
                                          Z.EXEC
       CD7DE3
E220
                  0314
                                CALL
                                         SPACE
E223
       3E23
                  0315
                                LD
                                         A. **
E225
       CD85E3
                  0316
                                CALL
                                         CONOUT
E228
       C390E0
                  0317
                                JP
                                         EXEC
E22B
                  0318 TREAD:
                                LD
       3EB0
                                         A. OBOH
E22D
       D380
                  0312
                                OUT
                                          (TAPST),A
E22F
                  0320 TRDA:
       0604
                                LD
                                         B. 4
E231
                  0321 TRDB:
       CD5FE2
                                CALL
                                         CIN
E234
       FEFF
                  0322
                                CP
                                         OFFH
E236
       20F7
                  0323
                                JR
                                         NZ, TRDA-$
E238
       OB.
                  0324
                                DEC
                                         BC
E239
       20F6
                  0325
                                JR
                                         NZ, TRDB-$
E23B
       CD5FE2
                  0326 TRDC:
                                CALL
                                         CIN
E23E
      FEFF
                  0327
                                CP
                                         OFFH
E240
       28ED
                  0328
                                JR
                                         Z, TRDA-*
E242
       FEE6
                  0329
                                CP
                                         0E6H
E244
       20E9
                  0330
                                JR
                                         NZ, TRDA-$
E246
       0500
                  0331
                                LD
                                         B. 0
E248
       3E24
                  0332
                                         A, '$'
                                LD
E24A
       CD85E3
                  0333
                                CALL
                                         CONOUT
E24D
       2B
                  0334
                                DEC
                                         HL
E24E
       23
                  0335 TRD1:
                                INC
                                         HL
E24F
       CD5FE2
                  0336
                                CALL
                                         CIN
E252
      77
                  0337
                                         (HL),A
                                I D
E253
      80
                  0338
                                ADD
                                         A,B
E254
       47
                  0339
                                LD
                                         B.A
E255
      CDOZES
                  0340
                                CALL
                                         CMPDH
```

ADDR	'BIG Z CODE	MONITOR STMT		STATEMEN	SD SYSTEMS	Z8 0	ASSEMBLER	PAGE	000	7
COEO	0004			ID.	NO TODA A					
E258 E25A	30F4 CD5FE2	0341 0342		JR CALL	NC,TRD1-\$ CIN					
E25D	B8	0343		CP	B					
E25E	C9	0344		RET						
E25F	DBSO	0345	CIN:	IN	A, (TAPST)					
E261	E601	0346		AND	01H					
E263	28FA	0347		JR	Z,CIN-\$					
E265	DBOO	0348		IN ·	A. (TAPE)					
E257	C2	0349		RET						
E268	CD7DE3		TUNE:	CALL	SPACE					
E26B	3EB0	0351		LD	A,OBOH					
E26D E26F	D380 CD70E3	0352	TUNO	CALL	(TAPST),A					
E272	2620	0353	LONO	CALL LD	CRLF H,32					
>E274			TUN1:	b 2.	111 02					
E274	CD5FE2		TUN2:	CALL	CIN					
E277	FEFF	0357		CP	OFFH					
E279	28F9	0358		JR	Z.TUN2-\$					
E278	2E2B	0359		LD	L, '+'					
E27D	FEE6	0360		CP	0E6H					
E27F	2802	0361		JR	Z.TUN3-\$					
E281	2E3F	0362	TIMO.	LD	L, /?/					
E283 E284	7D CD85E3	0364	TUN3	LD CALL	A.L					
E287	25	0365		DEC	CONOUT H					
E288	20EA	0366		JR	NZ,TUN1-\$					
E28A	18E3	0367		JR	TUNO-\$					
E280	CD16E3	0348	TSAVE:	CALL	DHXIN					
E28F	CD25E2	0369		CALL	TWRIT					
E292	C390E0	0370		JP	EXEC					
E295 E297	3EB0		TWRIT:	LD	A, OBOH					
E299	D380 0610	0372 0373		OUT LD	(TAPST),A					
E29B	3EFF		THRTO:	LD	B,16 A,OFFH					
E29D	CDC0E2	0375		CALL	COUT					
E2A0	05	0376		DEC	В					
E2A1	20F8	0377		JR	NZ, TWRTO-\$					
E2A3	3EE6	, 0378		LD	A. OE6H					
E2A5	CDC0E2	0379		CALL	COUT					
E2A8 E2A9	28	0380		DEC	HL					
E2AB	0500 23	0381	TWRT1:	LD INC	B, O					
E2AC	7E	0383	1441/170	LD	HL A,(HL)					
E2AD	CDC0E2	0384		CALL	COUT					
E280	80	0385		ADD	A.B					
E2B1	47	0386		LD	B.A					
E2B2	CD03E3	0387		CALL	CMPDH					
E2B5	30F4	0388		JR	NC, TWRT1-#					
E287	78	0389		LD	A.B					
E2B8 E2BB	CDCOE2	03 9 0 0391		CALL	COUT					
E2BE	1300	0392		CALL JR	COUT					
E200	F5		COUT:	OK PUSH	COUT-\$					
E201	DB80	0394		IN	A, (TAPST)					
E2C3	E680	0395		AND	80H					
E205	28FA	0386		JR	Z.COUT+1-\$					
E207	F1	0327		POP	AF					
E208	D300	0398		OUT	(TAPE),A					

ET-T-L	CUDE		~~~.	O	•
		0457		CALL	COUT
		0458		LD	A, OE6H
		0452		CALL	COUT
		0460		DEC .	HL
		0461	TWRT1	INC	HL
	•	0462		LD	A, (HL)
	•	0463		CALL	COUT
		0464		ADD	A,B
		0465		LD	B, A
		0446		CALL	CMPDH
		0467		JR	NC, TWRT1-\$
		0468		ĹĎ	A, B
		0469		CALL	COUT
		0470		CALL	COUT
		0471		CALL	COUT
		0472		SUB	A
		0473		OUT	(TARBL),A
		0474		RET	4 4 9 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		0475	COUT	PUSH	AF
		0475	000.	IN	A, (TARBL)
		0477		ÂND	20H
				JR	NZ,COUT+1-\$
		0478		POP	AF
		0479			(TARBL+1),A
	*	0480		OUT	(IHRDLTI/)H
		0481	CTDM	RET CALL	SPACE
			STRM		A,2
		0483		LD	(TARBL),A
		0484		OUT	
			STRM1	LD	A,OE6H COUT
		0486		CALL	STRM1-\$
		0487		JR EX	(SP),HL
			DELAY	EX	(SP),HL
		0489		DEC	HL
		0490		LD	A, L
		0491		OR	H, L
		0492			
		0493		JR	NZ, DELAY-\$
		0494		RET ENDIF	
		0425		CMDTL	
	and the second second second	0496		· call	TRPIN
E2DE	CD45E3		VERIFY	EX EX	DE, HL
E2E1	EB	0498 0498			HL HL
E2E2	2B	0492		DEC	
E2E3	08	0500		DEC	BC
E2E4	23		VRFY1:	INC INC	HL BC
E255	03	0502		LD	(BC),A
E2ES	02	0503		CP	(HL)
E2E7	BE	0504			Z, VRFY2-\$
E2E8	2814	0505		JR CALL	CRLF
E2EA	CD70E3	0504 0507		CALL	DHXOT
E2ED	CD54E3			CALL	SPACE
E2F0	CD7DE3	0508			A, (HL)
E2F3	7E	0502		LD CALL	HEXOUT
E2F4	CD59E3	0510			
E2F7	CD7DE3	0511		CALL	SPACE
E2FA	02	0512		LD	(BC),A
E2FB	CD59E3	0513		CALL	HEXOUT
E2FE	CD06E3	0514	VRFY2:	CALL	CMPDH

ADDR	CODE Z	MONITOR STMT		, S <mark>TATEMEN</mark>	SD SYSTEMS	Z80	ASSEMBLER	PAGE	0010
E301	30E1	0515		JR	NC.VRFY1-\$				
E303	C390E0	05.4		JP	EXEC				
E306	F5		CMPDH:	PUSH	AF				
E307	7A	0518		LD	A, D				
E308	BC	0519		CP	Н				
E309	2007	0520		JR	NZ,CMP1-\$				
E30B	7B	0521		LD	A,E				
E300	BD	0522		C'P	L				
E30D	2003	0523		JR	NZ,CMP1-\$				
E30F	F1	0524		POP	AF				
E310	37	0525		SCF					
E311	C2	0526		RET	•				
E312	F1		CMP1:	POP	AF		•		
E313	37	0528		SCF					
E314 E315	3F C9	0529		CCF					
E315	CD22E3	0530	DHXIN:	RET	ODUZN				
E319	E5	0531	DUY TIA:	CALL PUSH	SPHIN				
E31A	FEOD	0533		CP	HL ODH				
E310	C425E3	0534		CALL	NZ, HEXIN				
E31F	EB	0535		EX	DE, HL				
E320	E1	0536		POP	HL				
E321	Ĉ9	0537		RET					
E322	CD7DE3		SPHIN:	CALL	SPACE				
E325	210000	0539	HEX IN:	LD	HL,O				
E328	CD50E3		HXIN1:	CALL	CONIN				
EG2B	FE30	0541		CP	101				
E32D	F8	0542		RET	M				
E32E	FE47	0543		CP	<u> </u>				
E330	FO.	0544		RET	P				
E331	FE3A	0545		CP	191+1				
E333 E336	FA3BE3 FE41	0546		JP CD	M, HXIN2				
E338	F8	0547 0548		CP	´A´				
E339	CE09	0549		RET ADC	M A,9				
E33B	E60F		HXIN2:	AND	OFH		•,		
E33D	29	0551		ADD	HL, HL				
E33E	29	0552		ADD	HL, HL				
E33F	29	0553		ADD	HL, HL				
E340	29	0554		ADD	HL, HL				
E341	B5	0555		OR	L				
E342	6F	0556		LD	L,A				
E343	18E3	0557		JR	HXIN1-\$				
E345	CD22E3		TRPIN:	CALL	SPHIN				
E348 E349	EB	0559		EX	DE, HL				
E340	CD25E3 E5	0560 0561		CALL	HEXIN				
E34D	CD25E3	0562		PUSH CALL	HL HEXIN				
E350	E5	0563		PUSH	HL				
E351	C1	0564		POP	BC				
E352	E1	0565		POP	HL		•		
E353	09	0566		RET					
E354	7C		DHXOT:	LD	A,H				
E355	CD59E3	0568		CALL	HEXOUT				
E358	7D	0569		LD	A,L				
E359	F5		HEXOUT:	PUSH	AF				
E35A	QF	0571		RRCA					
E358	OF	0572		RRCA					

	BIG Z	MONITOR	2.0.A/B		SD	SYSTEMS	Z8 0	ASSEMBLER	PAGE	0011
ADDR	CODE	STMT	SOURCE S	STATEMENT	•					
E350	OF	0573		RRCA						
E35D	OF	0574		RRCA	LIVOT	- 4				
E35E	CD62E3	0575		CALL	HXOT	1				
E361	F1	0576	HVOT1.	POP	AF OFH					
E362	ESOF		HXOT1:	AND ADD	A,30	NLI				
E364	0630	0578		CP CP	4944					
E366 E368	FE3A FA85E3	0579 0580		JP	•	TUONO				
E368	C607	0581		ADD	A, 7	314001				
E36D	C385E3	0582		JP	CONC	al IT				
E370	F5		CRLF:	FUSH	AF					
E371	3EOD	0584		LD	A, OI	ЭН				
E373	CD85E3	0585		CALL	CONC					
E376	3EQA	0586		LD	A, 04	₽ H				
E378	CD85E3	0587		CALL	CON	DUT				
E37B	F1	୍ଦ୍ୟରଣ		POP	ĄF					
E370	C9	0589		RET						
E37D	F5		SPACE:	PUSH	AF					
E37E	3E20	0591		LD	A, 20					
E380	CD85E3	0592 0593		CALL FOP	CONC	301				
E383	F1 C2	0593 0594		RET	MF					
E384 E385	F5		CONOUT:	PUSH	AF			•		
E384	DB11	0575 0576		IN		KBDST)				
E388	E601	0597		AND	KBD					
E38A	28FA	0598		JR		ONOUT+1-	\$			
E380	F1	0599		POP	AF					
EOSD	D310	0600		OUT	(KB	DDT),A				
E38F	C9	0601		RET				•		
E390	DB11		CONIN	IN		(BDST)				
E392	E602	0603		AND	KBD					
E094	28FA	0604		JR		ONIN-\$				
E396	DB10	0605		IN	7FH	KBDDT)				
E398 E39A	E&7F FE&1	0506 0607		AND CP	61H					
E320	3806	0608		JR		CHO-\$				
E39E	FE7C	0609		CP	7CH					
E3A0	2002	0610		JR		ECHO-\$				
E3A2	D620	0611		SUB	20H					
E3A4	FE18	0612	ECHO:	CP	18H					
E3A4	CAPOEG	9613	:	JP	Z,E	XEC				
E3A9	18DA	0614		JR		QUT-\$				
EBAB	7E		PTXT	LD	A, (
ESAC	FE03	0616		CP	03H					
ESAE	C8	0617		RET	Z	O. 17				
E3AF E3B2	CD85E3 23	0616 0619		CALL INC	CON	001				
E3B3	18F6	0620		JR		T-\$				
E385	DBFC		BOOT	IN		WAIT)				
E3B7	AF	0622		XOR	Α	70212 1 2				
E388	۷F	0623		LD	L,A	1				
E3B2	67	0624		LD	H, A			•		
EBBA	30	0625		INC	A					
E3BB	D3FA	0626		OUT		CT),A				
ESBD	3E80	0627		LD	A.8					
EOBF	DSF8	0628		out		OM),A				
E301	DBFC		RLOOP	IN		WAIT)				
E3C3	B7	0630)	OR	A					

ADDR	'BIG Z			STATEMENT	SD SYSTEMS	Z80	ASSEMBLER	PAGE	0012
E3C4 E3C7 E3C9 E3CA E3CB E3CE E3D0 E3D1 E3D4	F2CEE3 DBFB 77 23 C3C1E3 DBF8 B7 CA7D00 76	0631 0632 0633 0634 0635 0636 0637 0638 0639 0640	RDONE	IN LD INC JP	P,RDONE A,(DDATA) (HL),A HL RLOOP A,(DSTAT) A Z,SBOOT				

'BIG Z MONITOR 2.3.A	/B′ SDSY	STEMS Z80 ASSEMBLE	R PAGE 0013
CODE STMT SOURCE	E STATEMENT		
	•		
ECF6 ALT2	E118 ALT3	E11B ALTER	E0F3
E3B5 CIN	E25F CMP1	E312 CMPDH	E306
E390 CONOUT	E385 COPY	E188 COPYO	E1C1
E1C3 COUT	E2CO CRLF	E370 DCOM	00F8
OOFB DHXIN	E316 DHXOT	E354 DSTAT	00F8
E11E DUMP1	F121 DUMP2	E129 ECH0	E3A4
E1FF EXEC	E030 EXEC3	E092 EXEC4	E09D
0000 FILL	EIAO FILLO	E1AD FILL1	EIAE
E02E FTOP1	E03B FTOP2	EO4B GO	EOEF
E325 HEXDUI	E359 HXIN1	E328 HXIN2	E33B
E362 INIT	E021 INIT1	EO4E KBDDT	0010
0002 KBDOT	0001 KBDST	0011 KCTAPE	FFFF
E18E LOAD	E172 LOADO	E175 LOAD1	E17A
E182 MAP	E13C MAP1	E141 MAP2	E14C
E158 MAP4	E161 MON	0000 MSG1	E063
E3AB RDONE	E3CE RLOOP	E3C1 SBOOT	007D
OOFA SPACE	E37D SPHIN	E322 STRM	E2CB
E2D2 TAPE	0000 TAPST	0080 TARBEL	0000
OOSE TEST	E1CD TESTO	· E1D8 TEST1	E1DB
E1E7 TLOAD	E217 TRD1	E24E TRDA	E22F
	EGF6 ALT2 E3B5 CIN E390 CONOUT E1C3 COUT OOFB DHXIN E11E DUMP1 E1FF EXEC OOOO FILL E02E FTOP1 E325 HEXOUT E362 INIT OOO2 KBDOT E18E LOAD E182 MAP E158 MAP4 E3AB RDONE OOFA SPACE E2D2 TAPE OOGE TEST	### CODE STMT SOURCE STATEMENT E0F6 ALT2	CODE

E23B TREAD E28C TUNO

E283 TUNE E2AB VERIFY

OOFC

E22B TRPIN

E26F TUN1

E268 TWRIT E2DE VRFY1 E345

E274

E295

E2E4

E231 TRDC FFFF TSAVE E274 TUN3 E298 TWRT1

E2FE WAIT

TRDB

TRUE

TUN2

TWRTO

VRFY2

ADDR CODE STMT SOURCE STATEMENT SD SYSTEMS Z80 ASSEMBLER PAGE 0014

						ten # I Promoti W II								
			CE LIST:	ING										
	SYMBOL	VALUE	TYPE	STMT	STATE	EMENT	REFE	RENCE:	S					
		~ ~ ~ ~ ~ ~							_					
	A1 754	F0F1												
	ALT1	EOF6		0148		0165								
	•	E118		0144	0162			•						
	ALT3	E11B		0136	0158									
	ALTER	EOF3		0147	0112									
	BOOT	E3B5		0621	0140									
	CIN	E25F		0345			0342	0336	0326	0321				
	CMF1	E312		0527		0520								
	CMPDH	E306		0517					0248	0175				
	CONIN	E320		0602		0540								
	CONOUT	೬ವರ೦		0595	0618	0614	0598	0592	0587	0585	0582	0580	0364	0333
1	r conv	E 1 D C		0054		0292	0106	0082	0045					
	COPY	E188 E1C1		0251	0118									
	COPY1	E103		0254	0252									
	COUT	E200		0256	0261									
	CRLF	E200		0393	0406	0404	0396	0392	0391	0350	0384	0379	0375	
		E3/U		0583		0353	0305	0128	0169	0148	0104	9800	0079	0078
•	F TOTOM	0050		0000	0049									
	DCOM	00F8		0035	0628									
	DDATA	OOFB		0036	0632									
	DHXIN	E316		0531				0238						
	DHXOT	E354 00F8		0567		0298	0212	0200	0170	0149	0089	0048		
	DUMP	E11E		0037	0636									
	DUMP1	E11E		0168	0114									
	DUMP2	E129		0169 0172	0180									
	ECHO	E3A4		0612	0610	0400								
	ERRO	EIFF		0296	0285	0000								
	EXEC	E090		0099		0517	0270	0217	0212	A205	A252	A2EA	0235	0010
-				00//				0020		UZYJ	0253	0250	0230	0213
	EXEC3	E092		0104	0144	V170	0100	0070	0043					
	EXEC4	E09D		0108	0110									
	FALSE	0000		0016	0019									
	FILL	E1A0		0238	0122									
	FILLO	EIAD		0245	0240									
	FILL1	EIAE		0246	0249									
	FTOP	E02E		0059	0071	007.8								
	FTCF1	E03B		0052	0036									•
	FTOP2	E04B		0080										
	GO	EOEF		0145	0115									
	HEXIN	E325		0539		0560	0534	0242	0229	0044				
	HEXOUT	E352		0570					0301		0152	0047		
	HXIN1	E328		0540	0557									
	HXIN2	E33B		0550	0546									
	HXOT1	E362		0577	0575									
	INIT	E021		0053 -	0042									
	INIT1	E04E		0081	0085									
	KBDDT	0010		0030	0605	0600								
	KBDIN	0002		0031	0603									
	KBDOT	0001		0032	0597									
	KBDST	0011		0029	0602	0596	0057	0055						
	KCTAPE			0020	0310									
	LHXIN	E18E		0229	0233			0217	0215					
	LOAD	E172		0214	0126				_					
	LOADO	E175		0215	0219	0216								

ADDR	'BIG Z	MONITOR	2.0.A/E			SD SY	'STEMS	Z80	ASSEM	BLER	PAGE	0015	
unnu	CODE	21111		~ 1 1 1 1 1 mm	I Man I W C								
LOAD1	E17A		0217	0228									
LOAD2	E182		0221	0227									
MAP	E130		0181	0124									
MAFI	E141		0183	0207									
MAP2	E140		0192	0190									
MAP3	E158	*	0200	0197									
MAP4	E161		0204	0202	0194								
MON	0000		0025										
MSG1	E063	•	0095	0080									
PTXT	E3AB		0615	0620									
RDONE	E3CE		0636	0631									
RLOOP	E3C1		0622	0535						: .			
SBOOT	007D		0038	0638						3.			
SECT	OOFA		0034	0626	ΛE 1 1	0500	0400	0250	0.314	0202	0200	0214	0201
SPACE	E37D		0590	0172				0330	0314	0302	UZZZZ	0214	~~~
+	E000		0538				0147	A 1 4 55		24			
SPHIN			0400	0134	ODDY	0134	014/	O140				÷ (
STRM STRM1	E20B E2D2		0400	0407									
TAPE	0000		0027	0378	0348								
TAPST			0028			0372	0352	0345	0319				
	L 0000		0019	0410			O O O Z	A.M.A.M.	0027				
TARBL			0039	Q-712-V	~~~	~~~							
TEST	EICD		0263	0120						į.			
TESTO			0269	0294									
TEST1		****	0271	0278						1.0			
TEST2			0281	0289									
TLOAD			0311	0130									
TRD1	E24E		0335	0341									
TRDA	E22F		0320	0330	0328	0323							
TRDB	E231	•	0321	0325									
TRDC	E23B		0326										
TREAD	E22B		0318	0312	0051								
TRPIN	E345		0558	0497	0251								
TRUE	FFFF		0015	0020									
TSAVE			0368	0128									
TUNO	E26F		0353	0367									
TUNI	E274		0355	0366									
TUN2	E274		0356	0358									
TUNG	E283		0363 0350	0361 0137									
TUNE	E268			0362	0052								
TWRIT			0371 0374	0367	VVUL								
TWRT1			0302	0388									
VERIF			0497	0132	•								
VER 1			0501	0515									
VRFY2			0514	0505									
WAIT	OOFC		0033	0629	0621								
ERRORS													

APPENDIX B

CONSTRUCTION AND SOLDERING TIPS

Choose a well-lighted work space with enough room to place your tools, parts, and instructions where they will be easy to reach. If you have two light sources that can be adjusted, this will help eliminate shadows which interfere with seeing your work.

Familiarize yourself with all of the general operations to be performed. It might even help to do a dry run of sorts, getting everything together and following the procedures.

The tools you will need for each individual kit will be listed in the assembly instructions. A basic set would include: a low wattage soldering iron (20 watts or less-remember, you're working with microcomputers, not building bridges)---and with a 650-degree tip if you can get one; a holder which will keep you from accidentally touching the hot tip; a pair of wire cutters (also called dykes or side cutters, preferably beveled so that you can cut close to the board); a pair of needle-nose pliers; a damp sponge or a moistened cloth to use to wipe the soldering iron's tip; a magnifying glass to examine details, and a lead former to bend leads. The latter is available at most electronics parts houses in an inexpensive plastic version, or you can make your own out of wood. If you're into building lots of electronic kits, they're worth their weight in gold.

Arrange your tools in order of their frequency of use and orient them so they're easy to reach. Make sure that they are clean and in good working order.

Keep your work area clean and uncluttered.

Make sure that your chair is set at a proper height and is comfortable for your work station.

Try to keep food and drink away from your area. Always strive for neatness and uniformity. This means removing bits and pieces of scrap wire and solder blobs, as you work, so they don't become buried in your board and short something out. Inevitably, according to Murphy, they will sneak underneath IC sockets and if there's a place that's hardest to get to to fix, that's exactly where they'll lodge.

Soldering can cause several different kinds of problems in kit building. Heat can damage the PC board and the components, especially diodes and transistors, or create unwanted electrical connections. Most problems can be eliminated by using the right soldering iron (and the right solder—rosin core, not acid core), and by developing an efficient technique.

Parts are inserted on the component (front) side of the board. Soldering is done on the back side. This is always a rule, unless you are specifically directed otherwise in the assembly instructions.

If you plan on building many kits (and one memory board can be many kits), spend the few extra dollars to buy yourself a quality temperature-controlled soldering station. Spending the \$30 can save you from ruining a \$200 kit.

Use only **Rosin Core** solder when constructing electronic kits. Never, never, not **ever** use acid core—that's only for pipes and sheet metal. A solder with a high ratio of tin to lead is important, too. 60/40 is good—but 63/37 is better, and the difference will amaze you. If you can't get 63/37 at your local electronics parts house, JADE carries it, along with most of the other accessories you might need.

Make sure you have a well-tinned tip. A tip is well tinned when it has a thin film of solder coating on the surface of the iron. Oxide and resin build up as you work with it and the bright shiny look will disappear. That's what the wet sponge or moistened cloth is for. The iron should be wiped clean about every ten connections or so to get rid of that oxide and resin. Copper-tinned iron are fairly good, but gold-coated tips are much better.

Some DON'Ts: DON'T have any unnecessary items at your work station. DON'T use worn or damaged tools. NEVER solder equipment that is plugged in. DON'T use unknown cleaning solutions. DON'T pull on a solder joint to see if it's good. NEVER flip excess solder from the tip of your iron—use the sponge or cloth. NEVER put solder on your iron and then transfer it to a cold joint.

Heat both the component wire and the solder pad with the tip of the iron until it looks wet or liquid. Then touch the solder to the junction between the iron, the pad, and the wire. When the solder melts and flows onto the connection, quickly remove the iron's tip. Allow the joint to cool without moving any of the components. A good joint will be smooth and bright. A bad one will be a dull lead-looking glob of solder.

Avoid using too much solder! From our experience at repairing customer's boards, this is the sin most often committed. If little drops of solder appear on the opposite side of the board, you're either using too much solder or too much heat. Be extremely careful when you solder adjacent pads because the heat may cause the solder to flow between them, making a solder "bridge". Bridges are only good for crossing rivers—they don't belong on electronic boards. They make an unwanted electrical connection.

If you do find a bridge, the best way to remove it is to clean your iron on the dampened sponge or cloth and then touch the bridge with the clean hot tip until it

wets and sticks to the tip. Then get rid of it.

Excess wire can be removed with diagonal cutters. WAIT until the joint has cooled. Beware of flying pieces of wire. Always use eye protection when soldering or cutting wire!


After you're all done, use Freon solvent to remove the flux. Flux is that brown stuff that gets on the board near your soldering joints, and it is formed of burned resin. Not only does it *look* bad (preventing your wonderful soldering job from looking all bright and shiny and seeing the light of day), it can cause electrical headaches as well, especially in higher-frequency circuits. Not only this, but it makes it much more difficult to find bridges and shorting flakes of solder, since the rosin hides the solder under an effective coverup. Leave coverups to the politicians—clean your board.

JADE technical support people have found that a board works about like it looks. If it's been put together with care and good workmanship, it will work just fine. In life, you only get out of it what you put into it, and it works the same with electronic kits.

COMPONENT INSTALLATION

Install all components in their proper location, and if polarity is important, observe the proper markings. The component should be installed flush with the circuit board, unless a clearance is specifically called for in the assembly instructions. This clearance is usually required for hot components that might burn or discolor the printed circuit board.

The lead should have a discernable length extending straight from the body of the component before beginning the bend. The component body shall not be damaged nor the body-to-lead seal be damaged by the forming operation. The component should be centered between the bends, although this is not a requirement. Where feasible, all forming should be done so that the part number is visible when installed in the printed circuit board.



Soldering techniques probably are the hardest to master of any electronic assembly technique. If you

have never soldered at all, it is probably best that you practice on some old scrap printed circuit board available at most electronic parts houses and surplus shops.

For electronic assembly, always use rosin core solder, not acid core solder. Acid core solder will corrode, and it's impossible to stop the corrosion once it's begun. It will eventually ruin the printed circuit board.

A soldering iron of small wattage (preferably 27 to 40 watts absolute maximum), should be used. Always keep the tip clean and free from dross (oxidized solder) by wiping on a moistened sponge or folded up Kleenex (moistened). Use small solder with a 60/40 ratio (60% tin and 40% lead).

When ready to solder a joint, apply heat to the joint first, then apply the solder to the opposite side of the joint from the iron. (See Figure B-1). Then remove the solder and finally the soldering iron. A good solder joint has an even flow of solder over the entire joint. A good joint will have a bright glistening look. A bad solder joint, commonly called a "cold" solder joint, will have a dull appearance. Also, do not move the part or the lead while the solder is cooling or a cold or fractured solder joint will result (see Figure B-2a-c).

Apply solder to the opposite side of the lead from the soldering iron's position. solder circuit pad component

Figure B-1 illustrates proper soldering techniques




Figure B-2 (a) illustrates an Optimum Solder Joint




Figure B-2 (b) illustrates the minumin solder acceptable






Figure B-2 (c) Illustrates Insufficient solder.

Lead Forming

Lead forming is performed by grasping the body of the part with the fingers of one hand. With the other hand holding long-nose pliers, grasp the lead near the body with the taper of the pliers defining the length of lead from the body of the part to the lead. Bend the lead with the opposite hand to form the bend as in Figure B-3.





No	Assy	Jade Part No.	Description
1	1	CPU-30200D	Manual, Big Z Revision C
2	i	CPU-30200B	PC Board, Big Z Revision C, 2/4 MHz
3	1	ICM-Z80A	Microprocessor IC, Z80A, 4MHz - U16
4	1	ICS-8251	USART, 8251 - U3
5	1	ICS-MC14411	Baud Rate Generator, MC14411 - U2
6	9	ICT-N8T97	Hex TS Buffer, 8T97/74367/8097/74LS367 - U6,17,25,29,35-39
7	2	ICM-DM8131N	6-Bit Comparator, DM8131 - U24, 34
8	3	ICT-7475	Quad Latch, 7475/74LS75 - U40, 26, 27
9	2	ICT-7474	Dual D Flipflop, 7474/74LS74 - U11, 20
0	1	ICT-74121	One-shot, 74121/74LS121 - U5
1	1	ICT-7432	Quad 2-input OR, 7432/74LS32 - U14
2	2	ICT-7400	Quad 2-input NAND, 7400/74LS00 - U10, 22
3	2	ICT-7408	Quad 2-input AND, 7408/74LS08 - U7, 41
4	1	ICT-7410	Triple 3-input NAND, 7410/74LS10 - U4
5 6	1	ICT-7402	Quad 2-input NOR, 7402/74LS02 - U8
7	4	ICT-7404	Hex Inverter, 7404/74LS04 - U15, 18, 21, 30
8	1	ICT-1488	RS232 Driver, MC1488/75188 - U12
9	1	ICT-1489	RS232 Receiver, MC1489/75189 - U9
o l	1	ICL-LM7805 ICL-LM7812	+5V Regulator, LM340T5/7805 - VR4
i	1	ICL-LM7905	+12V Regulator, LM340T12/7812 - VR3
2	1	ICL-LM7912	-5V Regulator, LM320T5/7905 - VR1
3	î	CRY-040	-12V Regulator, LM320T12/7912 - VR2 Crystal, 4.0000 MHz - Y1
	1	CRY-018L	Crystal, 1.8432 MHz - Y2
5	1	SKL-4001	Socket, 40-pin low profile
5	1	SKL-2801	Socket, 28-pin low profile
7	2	SKL-2401	Socket, 24-pin low profile
3	18	SKL-1601	Socket, 16-pin low profile
7	16	SKL-1401	Socket, 14-pin low profile
)	3	SWD-108	DIP Switch, 8-position - Ul, 23, 33
L	1	SWX-101	Switch, SPDT, low profile, T-U-V switch
	3	RCD-16154.7K	Resistor Pack, 15-resistor, 16-pin 4.7K pullups - U28, 31, 3
3	7	RCQ-4.70K	Resistor, 4.7K 1-watt - R1, 3, 7, 8, 9, 13, 14
5	1 3	RCQ-330.0	Resistor, 330 ohm, watt - R5
	1	RCQ-1.0K	Resistor, 1K, 14-watt - R4, 10, 11
	1	RCQ-2.70K RCQ-22.0M	Resistor, 2.7K ¼ watt - R2
3	1	RCQ-6.80K	Resistor, 22 Meg, 4-watt - R6
	15	CAD-104P500	Resistor, 6.8K, ½ watt - R12 Capacitor, disk ceramic, 0.1uf - C1-15
	1	CAA-101M639	Capacitor, 100uf axial electrolytic/50-100uf - C22
.]	3	CAD-102P500	Capacitor, disk ceramic, 0.001uf - C23, 26, 27
	2	CAD-101P500	Capacitor, 100pf mica - C24, C25
· 1	6	CAT-15P250	Capacitor, tantalum, 1.5uf/1.5-3.3uf - C16-21
İ	1	HDH-36100	Heat Sink, AHM, TO-220 style (use at VR4)
	4	No. 100 page page	Screws, $6-32 \times \frac{1}{2}$ "
	4		Nuts, Hex, #6
	4		Washers, Lock, #6
			Last U Number = U41
		1	Last R Number = R14
			Last C Number = C27
		·	Last Y Number = Y2
Ì			Last V Number = VR4
I	*	!	40

JADE COMPUTER PRODUCTS

ENGINEERING PRODUCT-IMPROVEMENT BULLETIN - CPU-30201

BIG Z CPU CARD - ECN 101

2 December, 1980

Problem: Erratic reset operation.

Symptoms: The CPU fails to reset reliably when the reset line is pulled low, although it will reset properly on power-on.

Cause: Excessive time constant on RC network on input to IC U21, pin 1 (reset buffer). The time constant of the power-on/reset network is approximately 0.5 seconds (470 milliseconds). This delay is required for operation with front-panel type systems, but it is lengthy for turnkey systems using an on-board EPROM monitor. The specification for the Z80 CPU is a minimum of 4 clock cycles.

Remove C22, a 100 microfarad electrolytic capacitor, and install a 1 to 10 microfarad tantalum capacitor in its place. The lower value capacitor may cause the board to fail to reset when doing a power-on without striking the reset switch on the mainframe. If this is experienced, the value of C22 should be increased, up to 22 microfarads. The optimum value may be found for each particular system by experimentation.

JADE COMPUTER PRODUCTS

ENGINEERING PRODUCT-IMPROVEMENT BULLETIN - CPU-30201

BIG Z CPU CARD - ECN 102

2 December, 1980

Problem: Timing Problems Associated with Status Signal Delay.

Symptoms: The CPU card fails to operate with some dynamic memory cards at 4 MHz, and operates erratically with some disk controller cards at all operating clock rates.

Cause: In an attempt to make the BIG Z CPU as versatile as possible, it was designed to operate with a front panel board of the Imsai type. This requires latching the status signals swO*, sMEMR and sINP. This latching is done by IC U4O, a 7475/74LS75 IC, clocked by the signal pSYNCH. The manual fails to mention that this takes the CPU board out of IEEE timing specification.

Remove IC U40 and install a 16-pin dip header with jumpers installed between pins 2/16, 3/15, 6/10 and 7/9. This removes the latch and does not introduce a pSYNCH delay for these signals.

Inter-card Compatibility:

The above modification must be done to allow the BIG Z CPU to operate with an S.D. Systems Expandoram II at either 2 or 4 MHz. It must be done to ensure reliable operation with the JADE Double D Disk Controller, and other types of disk controller cards (not required for any S.D. Systems disk controller or for the Expandoram I when operated at 2 MHz.

ENGINEERING PRODUCT-IMPROVEMENT BULLETIN - CPU-30201

BIG Z CPU CARD - ECN 103

2 December, 1980

Revision C level, manufacturing level 5 and above

Problem: Owner's manual errata

Checkout Procedures & Troubleshooting Tips - page 14.

In paragraph 10, step 1, it is stated that pins 1-5 and 30-40 as well as the data pins on the Z80 should show high during reset. In actuality, they are tri-stated, and the more sophisticated logic probes, as well as oscilloscopes, will show them as somewhere in the indeterminate range.

In step 2, it is stated (incorrectly) that pin 24 of the Z80 should be low. In reality, it should be high unless you have selected the EPROM wait state option or installed the MI wait state option, in which case it will be high with low-going pulses. In the same step it is stated that pin 27 (MI*) of the Z80 should be low. In reality, it will be high with low-going pulses. The above instructions were intended for those people with primitive logic probes, and they are correct as stated; however, the manual should be changed to reflect a more accurate state of affairs for those people who have oscilloscopes or newer types of logic probes.

EPROM Tables - pages 17 & 18

Although it is not specifically stated in the manual, the purpose of the Xes is to indicate a switch <u>CLOSED</u> position, or <u>ON</u> position. A properly installed switch will have its I position facing the S100 bus. The tables are correct if the switch positions marked X are closed.

NOTE however, the function of switch positions 6, 7 and 8. These switches are for the purpose of making the EPROM slot as versatile as possible. Switch 8 routes Address Line AlO to one input to the comparator 8131 at U34, as well as one side of switch U33, position 7. If switches 7 and 8 are both closed, the effect is to ground AlO, preventing it from ever going high. This is neither very effective, nor particularly good for the Z80 CPU chip. If you are wanting to compare AlO to a zero condition, turn switch position 8 ON, turn switch position 7 OFF (removing the ground from AlO), and turn switch position 6 ON, grounding the B-side input to the comparator and forcing a comparison to a ZERO state. Conversely, if you want to compare AlO to a high or 1 state, turn switch 8 ON, turn switch 7 OFF and turn switch 6 OFF. The pullup resistor will then pull the B-side comparator input corresponding to AlO high, forcing a comparison equal when AlO goes to a high or 1 state. To ignore the state of AlO, turn switch 8 OFF, and turn switches 7 and 6 both ON. Refer to the schematics for an understanding of this.

Monitor Listing - The monitor program listing has been upgraded to remove a few bugs in the original. A new revised listing is available for \$15 from JADE.

Schematic - despite customer calls to the contrary, there are only 2 minor errors in the schematic diagram. Error 1: the arrow on the data-out bufters U25 and U37 is shown pointing the wrong way--picky, picky. Error 2: (this

one should cause problems only to those engineering types who attempt to do things from the schematic rather than following the written instructions. On page 2 of the schematic, the labels are reversed on the jumper leading from ± 12 V to pin 19 of the EPROM slot. The ± 12 V side is labeled M, where it should properly be labeled F, and likewise, the EPROM side of the jumper is labeled F where it should correctly be labeled M. All instructions for installing the different types of EPROMS as listed in the OPTIONS section of the manual are correct. Follow the instructions.

Options Section - pages 10 and 11

- a) 2708-type EPROM all instructions are correct.
- b) 2716 TI (tri-voltage) type EPROM:

Step 4, which reads "Set switches 1 and 7 on U33 to ON" applies to revision A and B level boards only--for a C-level revision step 4 should read: "Set switches 6 and 7 on U33 to ON."

- c) 2716 single-voltage EPROM:
 - Step 7, which reads "Set switches 1 and 7 on U33 to ON" applies to revision A and B level boards only--for a C-level revision board, step 7 should read "Set switches 6 and 7 on U33 to ON." Step 8, which reads "Set switch 8 on U33 to ON" should read "Set switch 8 on U33 to OFF. (typographic error.)
- d) 2732-type EPROM:
 - Step 8, which reads "Set switch 1, 2 and 7 on U33 to ON" applies to revision A and B level boards only--for a C level revision board, step 8 should read: "Set switches 5, 6 and 7 on U33 to ON.
- e) Under Option 2--Ml Wait State Option, there is a printer's error in step 2.

 Step 2 should read: 'Winstall a jumper from R to P (not F). Delete step 3.
- f) Disregard Option 3 entirely--this ROM is no longer available.

A very careful review of the manual by the JADE Engineering Staff has determined that these are the <u>only</u> existing errors in the Big Z CPU Manual. Future printings should incorporate these changes.

JADE COMPUTER PRODUCTS

ENGINEERING PRODUCT-IMPROVEMENT BULLETIN - CPU-30201

2 December, 1980

BIG Z CPU CARD - ECN 104

Problem: The CPU will not respond through the serial port at 4 MHz, although it operates reliably at 2 MHz.


Symptoms: The serial port throws garbage on the screen, or it fails to operate entirely.


Cause: Installation of incorrect USART chip (8251)
We have encountered problems, primarily with customers who have purchased bare boards but with some kit customers as well, with the USART installed at U3. If the USART is not specifically rated to operate at 4 MHz, it usually won't. This holds especially true for some particular brands of 8251 USART. Also, we have seen earlier types of 8251 USART, purchased on the surplus market, installed. The earlier 8251s were very unreliable, especially at higher clock rates, and some brands of 8251s of the newer version are very erratic at high clock rates.

Cure: Install a B-type USART, specifically rated at 4 MHz operation.

Alternate: Install ECN 105 (USART Wait State).

(The above solution is not the preferable one!)





PARTS PLACEMENT DIAGRAM