BIO – 1 BUFFERED INTERFACE BOARD

FOR S-100 SYSTEMS

USER'S MANUAL

SIMPLIWAY PRODUCTS COMPANY

P.O. Box 601 Hoffman Estates, Il. 60195 (312) 359-7387

The Simpliway Products Co. (SPC) reserves the right to make changes to any products described herein to improve the function, design, or reliability. The information contained in this document has been carefully reviewed, and is believed to be accurate. However, SPC does not assume any liability arising out of the construction, use, or application of any product or circuit described herein, nor does SPC convey any license under its patent or copyrights, or the rights of others.

Copyright (c) 1984 by SIMPLIWAY PRODUCTS COMPANY

ALL RIGHTS RESERVED

RELEASE - 1.0 9/1/84

TABLE OF CONTENTS

- 1. Introduction and Specifications
- 2. Assembly instructions
- 3. Jumper Option Set-up
- 4. Buffered I/O Board Command Port Opcodes
- 5. Theory of operation
- 6. S100 Port Assignments and Handshaking
- 7. Connection Instructions for Peripherals
- 8. Software overview: Test Programs
- 9. Description of Despool Program: BUFFER
- 10. Trouble-shooting chart
- 11. Component placement guide
- 12. Quick Reference Chart for Opcodes
- 13. Schematics
- 14. Parts list
- 15. Order Forms

Attachment: Source Listing for Program Rom


FRONT COVER: The front cover was printed on an Epson MX-80 line printer, using a program that generates characters on a dot-by-dot basis. The program takes two minutes to compute the dot pattern, and without the BIO-1, aprox. 8 minutes to print (4 MHz system). The host computer becomes dedicated to this task for this time. But with the BIO-1, this print time is reduced to about 4 minutes. The whole data file is down loaded to the BIO-1 64 Kbyte ram, and the host is released.

Please note:

The BIO-1 is a somewhat complex product, and its construction should not be attempted by those without some previous experience in assembling and testing circuits of similar complexity. Should you feel it is too difficult a project, please feel free to return the complete un-assembled product for a cash refund, after obtaining prior permission from SPC.

B I O - 1

5-100 BUFFERED INTERFACE BOARD



THE FEATURES of the BID-1 ARE:

- -- Two BUFFERED RS-232 Serial ports
- -- TWO BUFFERED Parallel ports, with handshaking (one input & one output port)
- -- Buffer areas in ram are DYNAMICALLY ALLOCATED
- -- All 4 I/D ports are buffered simultaniously
- -- One PROGRAMABLE TIMER under system control
- -- Programable baud rates from 110 to 19,200 baud
- -- 3 serial printer protocols: XON/XOFF, ETB/ACK, & EXT/ACK
- -- 16 Bit I/O port addressing
- -- I/O port address switch selectable to any group of 16
- -- Independent Vector interrupts
- -- Space compression in printer buffer mode
- -- 64 Kbytes of buffer ram on board ('4164's , 200 ns.)
- -- Expandable to 256 KBYTES with NO HARDWARE MODS
- -- Ideal for multi-user systems
- -- Easy to adapt software; source code is included
- -- All functions of the board are under software control
- -- Uses only EASY-TO-GET parts

BIO-1, VDB-A and VIDSTAR are trademarks of The Simpliway Products Co. WORDSTAR (tm) Micropro International Corp. CP/M (tm) Digital Research Corp.

BIO-1 DETAILED PRODUCT DESCRIPTION

The BIO-1 Buffered Interface Board provides complete I/O to peripheral devices, such as serial or parallel line printers, display terminals, modems, keyboards, etc. The parallel output port can also be used for control functions. The MOST IMPORTANT FEATURE of this board is its 64 Kbyte buffer ram and Z80 CPU, which allows the host computer to down load as many as three files to the 1 parallel, and 2 serial output ports. The board will automatically allocate a portion of this ram to each file, as determined by the size of file (up to the 64K/256K limit). It then will continue to simultaneously communicate with each of the peripheral devices, independent of the host system, and thus frees the host of this overhead.

The serial ports support the standard 6-wire RS-232 interfacing for bi-directional I/O. The baud rates of each port is programmable form the host, in 8 speeds from 110 to 19,200 baud. Three handshake protocols are supported; XON/XOFF, ETX/ACK, and ETB/ACK. A break signal may also be sent and received.

The programable timer can be set and triggered by the system, or triggered by an external gate signal, and its time-out will cause an interrupt to the host system. Full extended addressing is supported, as defined by the IEEE-696 S-100 Standard. Interrupts are handled by user strapped vector interrupt lines (VIO-7) or the main interupt line.

As an aid in hardware interfacing, an adapter board is available, the BI/O-IB. With a DB-25 connector, this board mounts to an opening in the rear panel of your computer. A ribbon cable then extends back to the proper port of the BI/O-1, connectorized at both ends. The same PC board can function as either a serial or parallel interconnect, depending on how (and which) parts are inserted. When wired for serial operation, pull-up resistors and jumpers are provided to simplify the definition of the handshake protocol, and whether the I/O device is a "receiver" or "transmitter".

The buffer consists of 8, 4164 ram devices for 51 Kbytes of useable buffer. However, the BIO-1 will accept the new 41256 rams, WITHOUT modifiation to the board, or the addition of piggy-backed boards. Therefore, you can upgrade to 256 Kbytes of buffer, when the price and availability of these rams improve. The software presently provided only accommodates one page (64 Kbytes) of on-board memory.

The FR4 PC board is of high quality, with plated thru holes, solder plated runners, solder masks on both sides, a component side legend, and gold plating on the 100 contact S-100 edge connector.

A UTILITY Program is also available to allow you to modify the BIC-1 at any time to meet new system requirements. Some of the commands are: Change baud rate of either serial port, buffering on/off, printer despool control, copy/clear buffer, page pause, space compression control, hand-shake protocols, and much more. This program runs under CP/M (tm), and is supplied with the source code, as well as the source and data for the on-board eprom.

Specifications subject to change without notice.

ASSEMBLY INSTRUCTIONS

Start by obtaining a small needle nose pliers and wire cutter, a screwdriver, a flat work surface, and a strong light. A rosen core solder is mandatory for printed circuit work, and the thinner .032 diameter type is preferred. Use a 25-40 watt soldering iron with a small chisel or pencil tip. Apply the iron to the circuit pad to be soldered, apply the solder to the pad, touching the iron as well, and add enough solder to wet the tip and pad. Hold the iron on long enough to cause the solder to bubble down into the plated thru hole. If not enough heat is used, flux may form around the component lead and leave an intermittant or cold solder joint. If too much heat is used, the foil pad will lift off the board, and the component may be damaged as well.

The general procedure is to start with those components that have the lowest profile (height), then add the next lowest parts, etc., until all the components are soldered. The component side of the board has the component legend. Insert the leads of the component into the correct holes as shown by the legend (and printed component placement guide), seat the part as close to the board as possible, and bend the leads over at about a 45 degree angle. Then solder as described above and clip the leads as close as possible to the board. The recommended assembly order follows:

- [1] First, examine the board for visible shorts. If possible, use an chammeter to check for shorts between address lines, data lines, between +5 v. and ground (ie: pins 14 and 7 at one of the 14 pin IC sockets), and between pins 1 & 50 on the edge connector.
- [] Insert all 1/4 watt resistors:
 - [] R1 330 ohm (orange-orange-brown)
 - [] R2,R3 560 ohm (green-blue-brown)
- [] Turn the board over, lay it on a flat surface and then solder all resistors.
- I) Insert all IC sockets, noting the proper position of pin 1 on each (usually a notch in the plastic). Sockets should not be used for switches S1, S2, and S3. Place a heavy cardboard (the back of a clip-board does nicely) over the sockets, and carefully turn the sandwich over to expose the solder tails of the sockets. Solder only opposite pins of each socket (ie: pins 1 & 8 on a 14 pin socket). Now the board can be lifted without the sockets falling out. Re-heat each joint, forcing the socket down against the board to seat it properly. All this is to insure the sockets won't tear foil loose when the IC's are inserted.

- [] After this, the rest of the pins on the sockets can be soldered. Be careful not to get solder bridges to adjacent runners.
- [] Insert and solder the 79L12 regulator, Q2. Observe the marking on the board.
- [] Insert and solder all disk ceramic capacitors:
 - [] Unmarked ovals 0.01 uF, 25 v. +80/-20
 - [] C2, C4, C5, C8, C9 0.01 uF, 25 v. +80/-20
 - [] C1 33 pF, 25 v. +/- 10% NFG
- [] Insert and solder the tantalum capacitors, noting the polarity sign (+) marked on the board:
 - [] 63, 64, 67, 610 10 uF, 20 v. +/- 20%
- [] Insert and solder the resistor packs. Note that pin 1 on each part faces in the same direction as the IC sockets:
 - [] RP1.2.3 22 ohm, 4 per pack
 - [] RP4, 5 10 kohm, 7 per pack
- [] Insert and solder the 16 and 26 pin 1/0 sockets J1 J4.
- [] Mount Q1, the LM323, 5 volt regulator and heatsink, using 2 screws, lock washers, and nuts. Do not use an insulator under the device, but a very thin coating of heat conducting grease (Wakefield) between the device flange and the heatsink is quite desirable. The heads of the screws should be located on the solder side of the board, and care should be taken to not over-tighten them. Now solder the leads of Q1.
- [] Bend the leads of the crystal at 90 degrees, taking care not to stress the points where the leads enter the bottom of the crystal case. Insert and solder. A small piece of double-sided foam tape makes an excellent retainer and shock mount.
- [] Insert and solder the jumper options as described in the JUMPER SET-UP section below. If .025 inch jumper pins are desired, they should be inserted at this time. Only jumpers JU2 and JU3 (A thru E, and the 9 VI lines) need pins, as all the other jumper options are pre-wired with foil traces on the solder side of the board for the normal installation.
- [] Insert and solder switch block S1. Also insert: \$2 and \$3 if extended I/O addressing will be used.
 - NOTE: If extended addressing will not be used, U37 and RP5 may also be omitted. The foil trace at JU10-A should be cut, and re-wired to position B.
- [] Perform a thorough visual check of the board under a strong light to locate and clear any solder bridges between adjacent pads.

- Il Insert board into host system and apply power. Observe that +5 volts appears on each IC socket pin as described in the parts listing. Also check that +5 volts appears on pin 1 of each serial port socket, pin 25 of each parallel port socket, and that there is -12 volts on pin 1 of IC's U2 & U4.
- Il Turn off the power, remove the board from the system, and with the board lying on a conductive, grounded surface, insert all IC's into their sockets, using the component placement guide and parts list. Take extreme care to insert each IC in the correct direction, and to observe that none of the leads of the IC's fold up under the body (a very common occurance, and VERY hard to see!).

***** SPECIAL NOTES *****

The following parts are static sensitive devices:

| U5 | 8255A P | rogrammable | Peripheral Interface |
|-----------|-------------|-------------|-------------------------|
| U9 % U10 | 8251A Pr | rogrammable | Communication Interface |
| U18 | 8253 Pr | rogrammable | Interval Timer |
| U26 | Z80 | C.P.U. | |
| U31 | 2716 (2732) | R.O.M.'s | 5 |
| U44 - U51 | 4164 (41256 |) R.A.M. 's | 5 |

STATIC PREVENTITIVE measures MUST be employed.

- [3] By this time, you should have prepared (or purchased) the program rom, "ROM 1". Insert this as well.
- CI Replace the board into the system, apply power, and using a thumb or forefinger, quickly check the body of each part for overheating. Only the regulator Q1 should get notice ably warm after a minute or so. If any other part gets very warm, the part may be defective or inserted wrong. Turn the power off immediately and correct this!
- [] Remove the power, and proceed to the Board Jumper Set-up section.

The BIO-1 should be working properly when all these checks have been successfully completed. A trouble-shooting chart is included in this document to assist in locating some hardware faults. We recognize that it may be difficult to diagnose faults on a product of this type, since the program cannot be modified directly by the host system to assist in isolating problem areas.

If a problem occurs that seems to defy easy solution, PLEASE, PLEASE call or write us. If you find a solution to a problem, again, let us know about it, as we may be able to pass it along to others similarly troubled.

Buffered I/O Board Jumper Set-up

1. System Clock using a 3.6864 MHz crystal:

Connect JU2-A for 3.6864 MHz operation.

Connect JU2-B for 1.8432 MHz operation.

Remember, if you wish to use 3.6864~MHz, the following IC's must be capable of this speed: 7804, 2716-1, 8251, 8253, 8255, and the 4164's/41256's (200~nS).

2. Board Address Selection

Switch blocks SW1. SW2, and SW3 select the board address. The address maybe on any boundary of 16. This ranges from 0 to FFF0H.

Switch "on" is a logical "0". Switch "off" is a logical "1".

Looking directly at the board, the switches have the following meaning.

| SW1 | SW2 | SM3 |
|-----------------|---------------|--|
| | | The same of the sa |
| \$. | 1 1 | 1 1 |
| 1 A4 A5 A6 A7 I | AB A9 A10 A11 | 3 A12 A13 A14 A15 I |
| 2 3 | 1 1 | \$ \$ |
| | | |

For example, the address 15DOH would look like this:

| | SW | 1 "D' | 17 | | SW2 | "5" | | | SW3 | . " 1 | ** |
|-----|-------|-------|------|-----|------|------|----|------|------|-------|----|
| of- | f-on- | -off | -off | off | -on- | off- | on | off- | -cn- | on- | on |
| 1 | 0 | i | 1 | 1 | o | 1 | O | 1 | 0 | О | 0 |

Some older cpu boards cannot generate a 16 bit I/O extended address. If this is true on your board, cut the plated jumper JU10-A and connect JU10-B.

3. Reset Mode

The board, as supplied, is reset only by POC* (pin 99 of the S100 bus). By cutting the plated jumper JU1-C, and connecting JU1-B, RESET* (pin 75) can be used. I/O CLEAR (pin 54) can be used by connecting JU1-A instead of JU1-B.

4. Interrupts and Vectored Interrupts

Jumpers for input interrupts from the three input ports (serial A, serial B, parallel A) and the timer are provided. The interrupt jumper holes are marked INT, and VIO to VI7. The input ports are marked:

A - timer

B - DO NOT USE

C - parallel A

D - serial B

E - serial A

5. External Timer Gate

An external timer gate can be used if the plating jumper JU9 is cut, and an external gate source connected to the hole marked EXT. GATE. A low (0 volts) at this point will inhibit the count, and a high (5 volts) will enable the count.

NOTE: When the timer times-out, only an interupt can be generated - no data is output to the S-100 data bus.

Buffered I/O board Opcodes

All of the following opcodes are used by writing to the command port XXX2H.

Example:

cmdport equ 12H ;set address of command port

1. Baud Rate

This opcode selects the baud rates for the serial ports. The table below lists the opcode numbers for Serial ports A and B.

| Baud | Serial A | Serial B |
|---------------|--------------|----------|
| 110 | оон | 10H |
| 300 | 01H | 11H |
| 600 | 02H | 12H |
| 1200 | 03H | 13H |
| 2 4 00 | 04H | 14H |
| 4800 | 05H | 15H |
| 9600 | 0 6H | 16H |
| 19200 | 0 7 H | 17H |

The default baud rates are 9600 baud for serial A and 300 baud for serial B.

2. Counter Functions

The spare timer in the 8253 IC has been set up to generate an interrupt after a 16 bit binary number has been counted down to zero by the on-board clock (1.8432 MHz). Bpcodes have been provided to load a 16 bit binary number, start the counter, and reset the counter. To determine the 16 bit binary number, use the following formula:

binary number (HEX) = desired time (in Sec.) \times 1,843,200 or N = T \times 1,843,200

The minimum time that should be used is 100 microseconds and the maximum is 35.5 milliseconds.

example: 1 mSec. \times 1,843,200 = 1843 decimal (rounded off) 1843 D = 0733 H and 07 H = MSB, 33 H = LSB

A. Loading Counter

To load the counter, a proper sequence must be followed in order to insure correct board operation, and a good count. The "set counter" opcode must be followed by the least significant byte (LSB) of the count, and then by the most significant byte (MSB) of the count. If any other command opcodes are sent to the buffered I/O board before the squence is finished, those opcodes will be interpreted as the count number.

NOTE: Loading the counter does NOT reset the interrupt. However, starting the counter does reset the interrupt.

The "set counter" opcode is listed below:

| 20H | Set counter period. | The next two bytes following |
|-------------|---------------------|------------------------------|
| хх Н | LSB count | this opcode will be loaded |
| жxН | MSB count | into the counter. |

B. Start Counter

The counter is started after receiving the opcode:

21H Start count An interrupt will be generated at the end of the count.

C: Reset Counter

The interrupt line is reset after the "reset counter" opcode has been received. Its code is listed below:

22H Reset Counter Resets Interrupt line & readies counter for next count.

3. Despool Functions

The despool functions are only active on output ports. The default is OFF for all functions.

A. Buffer Hold

When this function is activated, data that has been sent to the output port is saved (see B below). This allows the use of the copy buffer function. This function should only be activated when an output is to be copied. Failure to do so will use up the buffer memory.

Serial A Serial B Parallel B

| 40H | 50H | H09 | Buffer hold on. |
|-----|-----|-----|------------------|
| 41H | 51H | 61H | Buffer bold off. |

B. Copy Buffer

Copy buffer will RESEND to the output port, all the data stored in the buffer after "Buffer Hold" was activated. If "Buffer Hold" is not active this opcode will be ignored.

Serial A Serial B Parallel B

42H 52H 62H Copy Buffer

C. Clear Buffer

The Clear Buffer command will destroy the contents of the output buffer. The contents of an input buffer cannot be cleared.

Serial A Serial B Parallel B

43H 53H 63H Clear Output Buffer

D. Page Pause

Page pause is used for single sheet printing. After the "page pause on" command has been given, the output buffer will stop sending data to the peripheral when a Form Feed control character is found (OCH) in the data to be outputed. The output buffer will not resume sending any data until the "next page" command is given. Page pause may be turned off by using the "page pause off" command.

"Immediate pause" will stop the output buffer from sending any more data. This action is immediate and does not wait for a form feed. Sending of data will resume when the "next page" comand is given.

Serial A Serial B Parallel B

| 44H | 54H | 6 4 H | Page Pause on |
|-----|-----|--------------|-----------------|
| 45H | 55H | 65H | Page pause off |
| 46H | 56H | 66H | Immediate pause |
| 47H | 57H | 67H | Next Page |

E. Space Compression

When space compression is activated consectutive spaces are stored in one byte. Up to 127 spaces may be stored in one memory location. The most significant bit (D7) is used as a space flag; if it is detected on any output data received from the host, it is assumed to be a graphics character, and not an ASCII character, and space compression will be automaticly turned off. Therefore, ASCII data sent to the board should not use parity, and D7 should be zero.

Serial A Serial B Parallel B

| 48H | 58H | 68H | Space | compression | חכ |
|-----|-----|-----|-------|-------------|-----|
| 49H | 59H | 69H | Space | compression | off |

F. Output Buffer Disable

This opcode sets the buffered I/O board in no-buffering mode. In this mode, data that is output to the board will be sent directly to the peripheral. Input data is always buffered and cannot be changed.

Serial A Serial B Parallel B

| 4AH | 5AH | 6AH | No Output Buffering |
|-----|-----|-----|---------------------|
| 4BH | 5BH | 6BH | Output Buffering on |

4. Protocal Functions

A. Break

In RS-232 systems, a break is a constant logical O for more than one character length. Break is not an ASCII character and thus requires special handling.

Breaks can be immediately sent through the serial ports. Once a break is turned on it can only be turned off by the break-off code. Received breaks can be detected by monitoring the MSB of the Buffer Status Port (xxx7), NOT the Command Port.

Serial A Serial B

| 80H | 90H | Break on |
|-----|-----|-----------|
| 81H | 91H | Break off |

B. Handshake Protocals

XON/XOFF, ETX/ACK, and ETB/ACK protocals are supported. XON/XOFF is supported for both input and output.

Serial A Serial B

| 82H | 92H | XON/XOFF on |
|-----|-----|-------------------|
| 83H | 93H | ETX/ACK on |
| 84H | 94H | ETB/ACK on |
| 85H | 95H | All Protocals off |

C. XON/XOFF

Whenever XOFF is sent by a peripheral, the buffered I/O hoard will stop sending data untill XON is received from the peripheral. Conversely, if an input buffer is filled by the peripheral, the buffered I/O board will generate an XOFF. When the buffer has free space, the XON will be sent to the peripheral.

D. ETX/ACK and ETB/ACK

Using these protocols, the buffered I/O board will send 64 data bytes to the peripheral, and then send a ETX or ETB control character. The buffered I/O board will wait for an ACK control character from the peripheral, and then send the next 64 characters. If there are less than 64 characters in the buffer, ETX or ETB will be sent after the last character.

5. Reset

The reset opcode will force the buffered I/O board to its powered-up conditions. This means the all buffers will be cleared, default baud rates set, and all functions set to their default condition.

FFH Reset

S100 to Buffered I/O Board Handshaking.

A. Port Designations

The board has 10 I/O ports on the S100 bus. The board may be addressed on any boundry of 16, from 000XH to FFFXH. There is one input/output S100 logical port pair for each physical serial I/O port. The parallel—in and parallel—out physical ports each have one S100 port. In addition, there is one S100 command port and two S100 board status ports. List below are the port assignments. Ports xxx9 to xxxF are not used, although xxx9 is dedicated to the BIO—1 and must not be used for any other board in the system.

| хххО | I/O port status Byte |
|--------------|-------------------------------|
| XXX1 | Serial A input port |
| xxx2 | Command Port |
| хххЗ | Serial B input port |
| ×××4 | Serial A output port |
| жжж5 | Parallel A input port |
| 8xxx | Serial B output port |
| xxx7 | Break/Full Buffer status port |
| xxx8 | Parallel B output port |
| xxx 9 | dedicated - don't use |

B. Status Ports

1. Break/Full Buffer Status port (xxx7)

This status port should be checked before sending any data to an I/O port. This port shows which output buffers are full, since data sent to a full buffer will be discarded. This port also shows the input break status of the two serial ports. The bits in the port have the following meaning. Data bits D3,D4, & D5 are not used.

| Bit | State | |
|-----|--------|--|
| DO | O 1 | Serial A ouptut buffer NOT full Serial A output buffer FULL |
| D1 | O 1 | Serial B output buffer NOT full Serial B output buffer FULL |
| D2 | 0 1 | Parallel B output buffer NOT full Parallel B output buffer FULL |
| D& | 0 1 | Serial B no break Serial B break received |
| D7 | 0 1 | Serial A no break Serial A break received |

2. I/O port status Byte (xxx0)

This port shows which I/O ports are ready for service.

| Bit | Status | |
|-----|--------|--|
| DO | O 1 | port xxx1 Serial A input has data for host port xxx1 Serial A NOT ready |
| D1 | O 1 | port xxx3 Serial B input has data for host port xxx3 Serial B NOT ready |
| D2 | 0 1 | port xxx5 Parallel A input has data for host port xxx5 Parallel A NOT ready |
| D4 | О | all output ports: xxx2 Command, xxx4 Serial A, xxx6 Serial B, xxx8 Parallel B are ready for data from host |
| | 1 | all output ports xxx2,4,6,8 NOT ready |

D3, D5, D6, & D7 are not used.

C. Typical Service Routines

3

1. Input routine using Serial A:

```
5
                                    ;serial A input mask
          sainmask equ 1
          portstatus equ xxx0
                                    ;serial A input port
          sainport equ xxx1
ş
ŝ
                                    ;get status byte
               portstatus
conin:
          in
                                    ;mask bit for serial a
               sainmask
          ani
                                    ;wait till ready
              conin
          jnz
                                    iget data from port
          in
               sainport
                                    ;strip parity
          ani
               7fh
          ret
```

2. Output routine using Serial A

bufferstatus equ xxx7 ;
bufmask equ 1 ;
outmask equ 10h ;
portstatus equ xxx0 ;
saoutport equ xxx4 ;

14

```
(continuing;)
; CHECK PORT STATUS FIRST!!!
        in portstatus
ani outmask
conout:
                               ;get status byte
                                ; mask bit for inputs
         jnz conout
                                 ;wait till not full
; CHECK BUFFER FULL STATUS SECOND!!!
         in
              bufferstatus
                            ;get buffer status
         ani bufmask
                                ; mask bit for serial a
         jnz conout
                                ;wait till not full
THEN SEND THE DATA
         mov a,c
                               ;get data
         out saoutport
                               ;send it
         ret
3
```

Note: It is important to remember that the port status should be checked BEFORE the buffer full status. Failure to do this will result in lost data when a buffer fills up !!!

Connecting Peripherals to The Buffered I/O board

Please refer to the schematic for pin numbers.

1. Serial Ports

The serial ports use RS 232 output and input driver IC's. A logic HIGH is +5 Volts, and a logic LOW is -12 Volts. There are six signal lines used, with their functions and uses listed below:

TX Serial data from Buffered I/O board to peripheral.

RX Serial data from peripheral to Buffered I/O board.

RTS Request to send - Output always HIGH.

CTS Clear to send - Input needs to be HIGH to enable TX If not used by peripheral, tie CTS to RTS.

DSR Data Set Ready - Dutput. HIGH means board is ready for next transmission. LOW means last transmission

is being serviced, or the buffer is full.

DTR Data Terminal Ready - Input needs to be HIGH to enable TX. If not used by peripheral, tie to RTS.

2. Parallel Input

The parallel input port uses 5 volt logic, and has 8 data lines and 2 handshake lines. The data lines of the peripheral should be connected to data lines of the port, along with the two handshake lines, Strobe and Acknowledge. A negative going pulse on the Strobe line will latch the data in the port. The Acknowledge line will go HIGH after data is strobed in, and go LOW after the data is serviced.

3. Parallel Output

The parallel output port also uses 5 volt logic, and has 8 data and 2 handshake lines. The data lines of the peripheral should be connected to data lines of the port, and the two handshake lines (Strobe and Acknowledge) should also be connected to their respective lines. When new data is present the Strobe line goes LOW. The Strobe will stay LOW until the peripheral pulls the Acknowledge line LOW. If the peripheral does not have an Acknowledge line, the Strobe line should be tied to the Acknowledge line.

NOTE: The Simpliway Products Co. BIO-IB Interconnect board is useful in making these connections. Refer to the pricing sheet for more information, or contact SPC.

Buffered I/O Board Theory of Operation

A. General

The Buffered I/O Board is designed to be a general purpose buffer between the peripheral and the host computer. This frees the host from waiting for a peripheral (e.g. printer) to be ready for the next byte. Conversely, a peripheral (e.g. modem) can dump its data at full speed without fear of the host losing any data.

The board itself is a self contained computer system with I/O to both the host computer and peripherals. The heart of the system is a Z8O uP with 2k of ROM and 64K of RAM. The peripheral I/O is handled by the low cost Intel I/O IC's, the 8251, 8253, and 8255.

B. S100 to Z80 interface.

IC's, U-36 & U-37 are comparitors which match the address selected by switches SW 1, 2, and 3, with the address on the S100 buss. SW 2 and SW 3 select the extended I/O address, and SW 1 selects the most significant nibble of the 8 bit standard I/O address. The least significant nibble is used to select the 10 I/O ports on the board. One half of U-28 is used to buffer lines AO to A3. U-21 is the port decoder which is enabled if there is an address match from U-36 and U-37, and the presence of SIN or SOUT.

If AO to A3 is a 2, 4, 6, 8, or 9, and PWR* is active, the buss data is latched in U-38, and the port address is latched in U-12. This method of input into the board saves the hardware of having a I/O latch for 5 input ports. When this port is loaded by the host, the Z80, U-26, is interrupted via the interrupt priority IC, U-19. The Z80 then reads the latched address and routes the data accordingly.

If AO to A3 is a 0, 1, 3, 5, or 7, and DBIN is active, the port data is put out on the S100 buss. IC's that hold port data are: U-2, U-3, U-4, U-5, and U-6.

The board port status is read through port 0, while Buffer status is read through port 7. Port status is stored in flip-flop's in U-13 and U-35. They set and reset the port being accessed by the Z80 or by the host.

C. Z80 to the internal I/O System

The Z80 accesses its I/O ports through address decoders U-27 and U-20. The Z80 reads the status of the S100 ports through U-28. The status of the I/O IC's is read from their own status registers.

The Z80 addresses the ROM through the address decoder made up of DR gates in U-7 & U-6. The ROM occupies the first 2K of the memory space (2716 rom, version 1.x software). This decoder also disables RAM addressing to prevent busicontention between the ROM and RAM.

The rest of the memory space is made up of 64k DRAM's. The flip-flop U-50 controls the RAS and CAS sequence to the DRAM'S. IC's U-16 & U-17 multiplex the address to the DRAM'S. The refreshing is done via the refresh line from the Z80, which prevents CAS from being activated during a memory refresh. (41256's must be the type that use RAS-before-CAS refresh).

All inputs to the board, whether from a peripheral or the host, are serviced by interrupts. The priority interrupt controller U-19 arbitrates the interrupts to the Z80. When an interrupt is received, the controller, via the buffer U-11, places the address of the interrupt on the buss during the interrupt acknowledge. This vectors the Z80 to the correct service routine. The priority is in the following order:

- 1. Host, 2. Serial A, 3. Serial B, 4. Parallel A.
- D. Internal I/O's to the Peripheral's

The two serial ports use the INTEL 8251A ACIA's. For details on their operation please refer to Intel data sheets. The The 8251A's, U-9 & U-10, drive standard RS 232 drivers U-1 & U-3 (1489) for input, and U-2 & U-4 (1488) for output. The handshake functions DTR, DSR, RTS, and CTS are supported by both hardware and software. The 'A' version is needed for proper BREAK function operation.

The two parallel ports use the INTEL 8255 P.I.O., U-5. For details on its operation, again please refer to INTEL data sheets. Port A is configured for input, with two hand shake lines; one is Data Strobe, and the other is Data Buffer Full. Port B is simularly configured for output, and also has two hand-shake lines; one is Data Strobe, and the other is Acknowledge. Of the remaining I/O ports, two are used for interrupting the Z80, and the last two are reserved for future use (banked memory using 41256's).

One-half of the timer IC, an INTEL 8253 TIMER, is used as the baud rate generator for the two serial ports. The remaining half of U-18 is used as an independent program able timer, with interrupt to the host. The gate which controls the count can be accessed for external use. For details on its operation please refer to INTEL data sheets, and the previous section on BIO-1 Opcodes.

SOFTWARE OVERVIEW

The following two programs are useful in checking the performance of the BIO-1, or trouble-shooting. Besides checking memory, the signal paths to and from the S100 bus and peripherals can be observed with a logic probe or oscilloscope. This should be done whenever the user suspects that a problem may not just involve memory. The user simply programs either program into a spare 2716 eprom, starting at address 0000H. Execution starts whenever there is a system hardware reset.

"BUFFER.ASM" is the main program for the BIO-1 eprom, 'ROM-1'. This is version 2.x, and it only supports 64 kbytes of un-banked ram. The source code is provided with this manual as a separate document, but for convienence, a disk is available from SPC that contains the HEX, COM, and ASM files to aid in programming/modification. At a future time, a second version to handle 256 Kbyte of on-board banked memory (using a 2732 eprom) will be offered.

```
0000
0000
         Ē
0000
           'BUFFERED I/O BOARD MEMORY EXERCISE PROGRAM 9/20/84'
0000
0000
0000
             This program exercises memory to help with touble-
0000
             shooting the memory circuits. As with the
0000
             MEMBUF.Z80 program, this program is placed in an
0000
             eprom, and used in place of the BUFFER.COM routine.
0000
0000
                  ORG
                          0000H
0000
                                           :LOAD HL WITH TOP OF MEMORY
0000 210008
              START:
                       LD
                               HL.BOOH
0003 110100
                               DE.1
                                           :LOAD DE FOR 1 WITH ADD
                       LD
0006 3E55
                               A,55H
                                           ;LOAD SOME DATA
                       LD
8000
0008 77
              LOOP:
                               (HL),A
                                           ; EXERCISE (FOR WRITE USE
                       LD
0009
                                                   A, (HL))
                                           ; LD
                                           ; INCREMENT POINTER
0009 19
                       ADD
                               HL, DE
000A 38F4
                       JR
                               C,START
                                           : IF > FFFFH START OVER
000C 18FA
                       JR
                               LOOP
                                           ; DO NEXT ADDRESS
0000
                       END
9008 L00P
             0000 START
```

OO ERRORS

```
0000
0000
                         TITLE 'BUFFERED I/O MEMORY TEST 9/20/84'
0000
0000
                   This program is a simple memory test to insure that
00000
                   the memory address and refresh hardware is functioning
0000
                   correctly.
0000
0000
                   The program will alternately load memory with AAH and SSH.
0000
                   If an error is found, the error info is put in the I/O ports:
0000
                   The bad data in port 1 (serial A input = xxx1),
0000
                   the high address in port 3 (serial B input - xxx3),
0000
                   and the low address in port 5 (parallel A input - xxx5).
0000
                   Then the Z80 is halted. The user, with the aid of his
0000
                   system monitor program or a short program he/she has
0000
                   written, queries these ports, using any necessary opcodes.
0000
0000
               BEGINING OF PROGRAM
0000
0000
                       OFG
                                0000H
0000
0000
                                                :LOAD DE WITH 1 FOR ADD
                       LD
                                DE,1
0000 110100
               START:
                                                 SLOAD HE WITH START OF MEMORY
                                HL,800H
0003 210008
                       LD
                                                 FUT AAH IN MEMORY
                       LD
                                (HL), DAAH
0006 36AA
               MEXT1:
                                                 ; INCREMENT POINTER
                       ADD
                                HL. DE
0008 19
                                                 FIF NOT > FFFFH THEN DO ACAIN
                                NC, NEXT1
0009 30FB
                       JR
000B
                                                 SLOAD HE WITH START OF MEMORY
                                HL, EOOH
000B 21000B
                       LD
                                                 GET BYTE IN MEMORY
000E 7E
                                A. (HL)
               NEXT2:
                       LD
                                                 # IS IT AAH?????
OOOF FEAA
                                OAAH
                        CF
                                                ; NO - SEND ERROR
0011 2010
                                MZ, ERROR
                        JR
                                                 :YES - INCREMENT FOINTER
                        ADD
                                HL, DE
0013 19
                                                 ; IF NOT > FFFFH THEN DO AGAIN
                                NC, MEXT2
0014 30F8
                        JR
0015
                                                 ¡LOAD DE WITH 1 FOR ADD
                        \perp D
                                DE,1
0016 110100
                                                 :LOAD HL WITH START OF MEMORY
0019 210008
                        LD
                                HL, BOOH
                                                 FPUT 55H IN MEMORY
                                (HL), 055H
               NEXT3:
                        LD
0010 3655
                                                 ; INCREMENT POINTER
                                HL, DE
001E 19
                        ADD
                                                 ; IF NOT > FFFFH THEN DO AGAIN
001F 30FB
                                NC, NEXT3
                        JR
0021
                                                 LOAD HL WITH START OF MEMORY
0021 210008
                        LD
                                HL.800H
                                                 GET BYTE IN MEMORY
 0024 7E
               NEXT4:
                        LD
                                A, (HL)
                                                 :IS IT 55H????
                        CP
                                055H
 0025 FE55
                                                 ; NO - SEND ERROR
                        JE:
                                NZ, ERROR
 0027 2006
                                                 YES - INCREMENT POINTER
                        ADD
                                HL.DE
 0029 19
                                                 FIF NOT > FFFFH THEN DO AGAIN
                                NC, NEXT4
 002A 30F8
                        JR
                                                 :DO FOREVER
                        JF
                                START
 0020 030000
 002F
               3
                        SEND ERROR ADDRESS
 002F
                                                 : PUT DATA IN PORT 1
 002F D341
               ERROR:
                        DUT
                                (41H),A
                                A,H
 0031 70
                        LD
                                                 ; PUT ERROR ADDR H IN PORT 3
                                 (42H),A
 0032 D342
                        DUT
                        LD
                                A.L
 0034 7D
                                                 :PUT ERROR ADDR L IN PORT 5
                        OUT
                                 (43H),A
 0035 D343
                                                 STOP FOR ERROR
 0037 76
                        HALT
 0038
                        END
 0000
                            OOOE NEXT2
 002F ERROR
              0006 NEXT1
                            0000 START
              0024 NEXT4
 QOIC NEXTS
```

Despool Setup

A despool program, called "DESPOOL.COM" is available in disk format from SPC. It is a menu driven utility to assist the user in controlling output to a printer, and allows easy modification of the default parameters of the BIO-1. Please refer to pricing info page. As it is written in the 'C' language, and requires a specific compiler, the source will not be offered.

In order for the Buffered I/O board utility to work in your system, a setup file must be made. The file must be named BUF.DTA, and must reside on the currently logged disk. The file contains the port address of the Buffered I/O Board, and attributes about the CRT terminal you are using. The file must be arranged in the following manner:

- All numbers in the file must be decimal, and separated by commas.
- The first number is the base address of your Buffered I/O Board, in decimal. For example, if the setting of SW 1 on the board is 10H, the first number should be 16.

NOTE: If extended I/O addressing is needed, the HOST hardware and/or software that defines which block the BIO-1 is in will need modification.

- 3. The next two numbers are the clear screen code for your CRT. If there is only one byte in your clear-screen code, then the second number should be zero.
- 4. The next two numbers are the cursor position codes for your CRT / Terminal. If there is only one byte in your cursor position code, then the second number should be zero.
- 5. The next number is the cusor offset, typically 32 .
- 6. The last character is an ASCII 'Y', if the column in the cursor position is first, and 'N' if the row is first.

Example for a Televidio 910/920

Troubleshooting Guide

Always check for:

- 1. Bad solder joints
- 2. Bad sockets.
- 3. IC's inserted wrong or inserted backwards.
- 4. No DC voltages or shorts.
- 5. Folded IC pin under socket.
- 6. All capacitors inserted, and with correct polarity.

Problem

Probable Cause

- 1. Rom program not executing.
- a. Bad Prom ; U-17.
- b. Prom addressing circuits not working; U-6, U-7.
- c. Ram not working; U-44 to U-51.
- d. Clock not working; U-34, U-35.
- e. Reset circuits not working;
 U-32, U-34.
- 2. Ram not functioning
- a. Bad DRAM U-s 44-51.
- b. Refresh circuits not working; U-25, U-25, U-14.
- c. Prom addressing circuits not working; U-6, U-7, U-25.
- d. Address multiplexing nct working U-16, U-17.

3. No Interrupts

- a. Bad priority U-19.
- b. Bad driver U-11.
- c. Bad interrupt add. ckt. U-22.
- 4. S100 interface not functioning.
- a. Bad status flip-flops; U-13, U-35.
- b. I/O drivers bad; U-39, U-43.
- c. I/O receivers bad; U-38, U-12, U-28.
- d. Bad address decoding; U-'s 36, 37, 32, 21, 23, 30, 29, 45, 22, 14, 6, 25, 34, 24, 28.
- 5. Serial port not functioning
- a. CTS not "HI".
- b. Bad interrupt circuits U-19.
- c. Bad address ciruits U-20, U-27.
- d. Check lines to connector.
- e. Bad Timer U-18.
- f. Bad serial ACIA; U-9, U-10.
- g. Bad Reset circuit; U-34.
- h. Bad line drivers; U-1 to U-4
- Parallel port not functioning.
- a. Bad interrupt circuits U- 19.
- b. Bad address circuits; U-20, U-27
- c. Check lines to connector.
- d. Bad parallel PIA; U-5.
- e. Bad Reset circuit; U-34.
- 7. Timer not working.
- a. Bad address cicuits; U-20, U-27.
- b. Bad clock circuit; U-18.

| The color of the | IC # | PART NUMBER | DESCRIPTION | STF | APPED | PINS |
|--|------------|--------------------|--------------------|-----|--------------|-------------|
| 1 1489 RS232 LN-RX 14 7 2 1488 RS232 LN-TX 14 7 3 1489 RS232 LN-TX 14 7 4 1488 RS232 LN-TX 14 7 5 8255 PIO 26 7 6 74SL32 QUAD OR 14 7 7 74SL32 QUAD OR 14 7 8 74L5153 DUAL 4 LINE MUX 16 8 8251A ACIA 26 4 10 8251A ACIA 26 4 11 74L5244 OCT INVERTER 20 10 13 74LS279 HEX R-S FLIP FLOP 16 8 14 74LS157 QUAD DRB 14 7 15 74LS157 QUAD DRB 14 7 16 74LS157 QUAD DRB 14 7 16 74LS157 QUAD DRB 14 7 16 74LS157 QUAD DRB 14 7 17 74LS157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74LS158 BTO 1 DECODER 16 8 20 74LS138 BTO 1 DECODER 16 8 21 74LS154 HEX INVERTER SMTGR 14 7 22 74LS30 8-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 2B 27 74LS138 BTO 1 DECODER 16 7 28 74LS14 HEX INVERTER SMTGR 14 7 29 74LS14 HEX INVERTER SMTGR 14 7 20 74LS138 BTO 1 DECODER 16 8 21 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 2B 27 74LS138 BTO 1 DECODER 16 8 28 74LS244 OCT INVERTER SMTGR 14 7 25 74LS138 BTO 1 DECODER 16 8 26 ZBO CPU 11 2B 27 74LS138 BTO 1 DECODER 16 8 28 74LS244 OCT INVERTER SMTGR 14 7 25 74LS138 BTO 1 DECODER 16 8 26 ZBO CPU 11 2B 27 74LS138 BTO 1 DECODER 16 8 28 74LS244 OCT INVERTER SMTGR 14 7 25 74LS138 BTO 1 DECODER 16 8 26 ZBO CPU 11 2B 27 74LS138 BTO 1 DECODER 16 8 37 74LS373 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 164 64K DRAM B 16 49 4164 64K DRAM B 16 40 4164 64K DRAM B 16 | (U-) | 711117 742212 | | 57 | GND | 12 V |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | | | | | | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 1 | 1489 | RS232 LN-RX | 14 | 7 | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 2 | 1488 | RS232 LN-TX | 14 | 7 | 1 |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 3 | 1489 | RS232 LN-RX | 14 | 7 | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 4 | 1488 | RS232 LN-TX | 14 | 7 | 1 |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 5 | 8255 | PIO | 26 | 7 | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 6 | 74SL32 | QUAD OR | 14 | 7 | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 7 | 74SL32 | QUAD OR | 14 | 7 | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 8 | 74LS153 | DUAL 4 LINE MUX | 16 | 8 | |
| 11 74L5244 GCT INVERTER 20 10 12 74L5373 GCT LATCH 20 10 13 74L5279 HEX R-S FLIP FLOP 16 8 14 74L502 QUAD NOR 14 7 15 74L5157 QUAD 2-BIT MUX 16 8 17 74L5157 QUAD 2-BIT MUX 16 8 18 8253 TIMER 24 12 19 74L5148 PRIGRITY DECODER 16 8 20 74L5138 S TO 1 DECODER 16 8 21 74L5154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74L514 HEX INVERTER SMTGR 14 7 25 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L5138 S TO 1 DECODER 16 8 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 11 28 27 74L514 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L514 HEX INVERTER SMTGR 14 7 28 74L5244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74L514 HEX INVERTER OC 14 7 34 74L51 HEX INVERTER OC 14 7 35 74L505 HEX INVERTER OC 14 7 36 74L585 4-BIT COMP 16 8 37 74L585 4-BIT COMP 20 10 38 74L5373 OCT LATCH 20 10 40 74L5373 OCT LATCH 20 10 41 74L5373 OCT LATCH 20 10 42 74L5373 OCT LATCH 20 10 44 74L54 64K DRAM 8 16 46 4164 64K DRAM 8 16 | 9 | 8251A | ACIA | 26 | 4 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 10 | 8251A | ACIA | 26 | 4 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 11 | 74LS244 | OCT INVERTER | 20 | 10 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 12 | 74LS373 | OCT LATCH | 20 | 10 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 13 | 74LS279 | HEX R-S FLIP FLOP | 16 | 8 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 14 | 74LS02 | QUAD NOR | 14 | 17 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 15 | 74LS74 | DUAL D-FLIP FLOP | 14 | 7 | |
| 18 8253 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 B TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 B-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 ZBO CPU 11 28 27 74LS138 B TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER SMTGR 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS40 OCT LATCH 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 74LS373 OCT LATCH 20 10 45 74LS373 OCT LATCH 20 10 46 74LS373 OCT LATCH 20 10 47 74LS373 OCT LATCH 20 10 48 74LS373 OCT LATCH 20 10 49 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 20 10 44 1164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 40 4164 64K DRAM 8 16 41 64K DRAM 8 16 | 16 | 74LS157 | QUAD 2-BIT MUX | 16 | 8 | |
| 18 8255 TIMER 24 12 19 74LS148 PRIORITY DECODER 16 8 20 74LS138 8 TO 1 DECODER 16 8 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 8-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 280 CPU 11 28 27 74LS138 8 TO 1 DECODER 14 7 26 280 CPU 11 28 27 74LS138 8 TO 1 DECODER 14 7 26 280 CPU 11 28 27 74LS138 8 TO 1 DECODER 14 7 28 74LS233 QUAD OR 14 7 | 1 / | 7.941.554.717 | 17090 2501 1103 | 16 | 8 | |
| 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 8-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74LS138 8 TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER OC 14 7 34 74O4 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS35 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 | 18 | 8253 | TIMER | 24 | 12 | |
| 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 8-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74LS138 8 TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER OC 14 7 34 74O4 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS35 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 | 19 | 74LS148 | PRICRITY DECODER | 16 | 8 | |
| 21 74LS154 16 TO 1 DECODER 24 12 22 74SL32 QUAD OR 14 7 23 74LS30 8-IN NAND 14 7 24 74LS14 HEX INVERTER SMTGR 14 7 25 74LS14 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74LS138 8 TO 1 DECODER 16 8 28 74LS244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER OC 14 7 34 74O4 HEX INVERTER OC 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS35 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 40 74LS373 OCT LATCH 20 10 | 20 | 74LS138 | 8 TO 1 DECODER | 16 | 8 | |
| 22 74SL32 9UAD OR 14 7 23 74L930 8-IN NAND 14 7 24 74L914 HEX INVERTER SMTGR 14 7 25 74L914 HEX INVERTER SMTGR 14 7 26 Z80 CPU 11 28 27 74L9138 8 TO 1 DECODER 16 8 28 74L9244 OCT INVERTER 20 10 29 74SL32 QUAD OR 14 7 30 74SL32 QUAD OR 14 7 31 * 2716 EPROM (ROM 1) 24 12 32 74LS14 HEX INVERTER SMTGR 14 7 33 74LS05 HEX INVERTER OC 14 7 34 7404 HEX INVERTER OC 14 7 35 74LS05 HEX INVERTER OC 14 7 36 74LS95 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 16 8 37 74LS682 8-BIT COMP | | | | | | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 22 | 74SL32 | DUAD OR | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 23 | 74LS30 | 8-IN NAND | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 24 | 741 514 | HEX INVERTER SMTGR | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 25 | 741 514 | HEX INVERTER SMTGR | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 26 | 780 | CPII | 11 | 28 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 2 7 | 74! 5138 | 8 TO 1 DECODER | 16 | 8 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 28 | 741 5244 | OCT INVERTER | 20 | 10 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 29 | 7491.32 | OUAD OR | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 30 | 749132 | מו מאונה | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 31 ¥ | 2716 | EPROM (ROM 1) | 24 | 4.79 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | 32 | 741 514 | HEY INVERTER SMICE | 14 | 7 | |
| 34 7404 HEX INVERTER 14 7 35 74LS74 DUAL D-FLIP FLOP 14 7 36 74LS85 4-BIT COMP 16 8 37 74LS682 8-BIT COMP 20 10 38 74LS373 OCT LATCH 20 10 39 74LS240 OCT BUFFER 20 10 40 74LS373 OCT LATCH 20 10 41 74LS373 OCT LATCH 20 10 42 74LS373 OCT LATCH 20 10 43 74LS373 OCT LATCH 8 16 45 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 | रर | 741 505 | HEY INVERTED OF | 14 | 7 | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | 34 34 | 7404 | HEY INVENTED | 1.7 | , | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | उन रह | 7 7 1 1 1 1 7 A | DUAL DELTE ELGE | 1.7 | 7 | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | 33 34 | 74L3/4 7/U S95 | A-DIT COMP | 14 | Ó | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | 30 | 7AL 5400 | O-DIT COMP | 20 | 10 | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | 3/ 39 | 74E3002 74E3373 | O DI CON | 20 | 10 | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | ₹9 | 741.5240 | OCT BUFFER | 20 | 10 | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | 40 | 741 0373 | OCT LATCH | 20 | 3.0 | |
| 42 74LS373 DCT LATCH 20 10 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | 7 O | 7460070 | OCT LATCH | 20 | 10 | |
| 43 74LS373 DCT LATCH 20 10 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | 7 700070 | DC) LASCII | 2.0 | 10 | |
| 44 4164 64K DRAM 8 16 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | | | | | |
| 45 4164 64K DRAM 8 16 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | | | | | |
| 46 4164 64K DRAM 8 16 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | | | | | |
| 47 4164 64K DRAM 8 16 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | | | | | |
| 48 4164 64K DRAM 8 16 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | | | | | |
| 49 4164 64K DRAM 8 16 50 4164 64K DRAM 8 16 | | | | | | |
| 50 4164 64K DRAM 8 16 | | | | | | |
| | | | | | | |
| DI 4164 64K DRAM 8 16 | | | | | | |
| | ÐΙ | 4154 | OHK DRAM | ਖ | 16 | |

^{*} AVAILABLE PRE-PROGRAMMED FROM THE SIMPLIWAY CO. NOTE: Use single supply, 5 volt type only.

```
DESCRIPTION QTY
                                                          DESCRIPTION
QTY
      DESCRIPTION
                         QTY
                                                    1
                                                          74LS85
                          2
                               74LS157
 2
      1489
                                                          74LS682
                                8253 Intel
                                                     1
 2
      1488
                           1
                                                          74LS240
      8255 Intel
                           1
                               74LS148
                                                     1
 1
                                                          74LS153
                           2
                               74LS138
                                                     1
 5
      74LS32
                                                          74LS30
                                                     1
      74LS154
                           2
                               8251A Intel
 <u>i</u>
                                                          74LS373
 2
                           3
                                                     6
      74LS244
                                74LS14
                                74LS279
                                                     1
                                                          74LS05
 1
      Z80A Zilog
                           1
                                74LS74
                                                     1
                                                          7404
      74LS02
                           2
 1
                                                     8
                                                          4164 (41256 ~)
      2716-1 (350 nS)
                                           ~ Block memory only
      # Extended addressing only
              DESCRIPTION Miscellaneous Parts
 QTY
           Q1. REGULATOR, LM323, 5v, 3a TO3 CASE
 1
         * HEAT SINK THERMALLDY #6013-B
                                                24 PIN SOCKET
           14 PIN SOCKET
                                     3
 18
                                                28 PIN
                                     2
                                                        SOCKET
           16 PIN SOCKET
 16
           20 PIN SOCKET
                                                40 PIN SOCKET
                                     2
 10
 2 EA.
           16 & 26 PIN RIBBON CONNECTOR SOCKETS;
                2 rows, .10" centers, .025" square post
                AMP: 746101-3 (16 pin), 746101-6 (26 pin)
                DIGI-KEY: R215-ND (16 pin), R227-ND (26 pin)
                MOLEX: A6797-16A (10-55-2161) (16 pin)
                        A6797-26A (10-55-2261) (26 pin)
           PIN HEADER STRIP, 36 pins per strip,
 1
                1 row, .10" centers, .025" square post
                A-P Products: 929834-01-36 or equiv.
           SHORTING JUMPERS. A-P Products # 925250-R
 3
            .01uF Capacitor, Disk Ceramic, 25V, +80/-20%
 38
           15uF Tantalum Capacitor, 20V +/- 20%
30 pF Capacitor, Disk Ceramic, 25V, +/- 10% ,NPO
           560 OHMS 1/4W 5% carbon film preferred 330 OHMS 1/4W 5% carbon film preferred
 2
 2
            10K OHMS Resistor pack, 10%, 7 per pack
                                    MPS08A-01-103J
                DALE :
                ALLEN-BRADLEY :
                                    708A103
                BOURNES :
                                    4608X-101-103
                      Resistor pack, 10%, 4 per pack
 3
           22 OHM
                DALE :
                                    MPS08A-03-220-J
                ALLEN-BRADLEY:
                                    708B220
                BOURNES :
                                    4508X-102-220
 1
         * CRYSTAL: 3.6864 MHz, HC-18 case, 32 pF, series
           Q2, REGULATOR, -12.0 VOLTS, MC79L12 OR EQUIV.
 1
 3
           DIP SWITCH, 4 position
 2 EA.
           6-32 X 3/8" ROUND HEAD MACHINE SCREW, NUT, LOCKWASHER
           Ejectors Scanbe, Inc. # 5-203 or equiv. (Optional)
```

* AVAILABLE FROM THE SIMPLIWAY CO.

24

QUICK REFERENCE CHART

COMMAND SUMMARY FOR BIO-1 BUFFERED INTERFACE BOARD 10-30-84

SOFTWARE VERSION 2.0 07/13/84


| BAUD RATE S | ERIAL A | SERIAL B | I . | PROTOCOL F | UNCTI | ONS | SER | A SER B |
|--------------|-------------|--------------|-------------|--------------|--------|---------|---------|-----------|
| 110 | 00Н | 10H | - 1 | BREAK ON | 1 | | 80H | 90H |
| 300 | 01H | 11H | 1 | BREAK OF | F | | 81H | 91H |
| 600 | 02H | | | | | | | |
| 1.200 | 03H | 13H | | XON/XOFF | • | | 82H | 92H |
| 2,400 | 04H | 14H | ; | ETX/ACK | | | 83H | 93H |
| 4,800 | 05H | 15H | i | ETB/ACK | | | 84H | 94H |
| 9,600 | 06H | 16H | ; | ALL PROT | rocols | OFF | 85H | 95H |
| 19,200 | 07 H | 17H | 1 | | | | | |
| DESPOOL FUNC | TIONS | SER A | SER B | PAR B | i | COUNTE | R FUNCT | IONS |
| BUFFER HOLD | ON | 40H | 50H | 60H | f i | SET PE | RIOD, | 20H |
| BUFFER HOLD | OFF | 41H | 51H | 61H | • | LSB (| COUNT, | XXH |
| COPY BUFFER | | 42H | | 62H | | | | |
| CLEAR BUFFE | R | 43H | 5 3H | 63H | : ! | N(d)=T(| sec) x | 1,843,200 |
| PAGE PAUSE | ON | 44i ∃ | 54H | 64H | i | START (| COUNT | 21H |
| PAGE PAUSE | OFF | 45H | | 65H | | | | |
| IMMEDIATE P | AUSE | 46H | 56H | 66H | i i | RESET 1 | COUNT | 22H |
| NEXT PAGE | | 47H | 57H | ≙7H | ŧ | | | |
| | | | | | ; - | | | |
| SPACE COMPR | | | | 6 8 H | , 1 | | | |
| SPACE COMPR | ESSION OFF | 4°H | 59H | 69H | i | | | |
| | | | | | | SOFTWAR | E RESET | FFH |
| BUFFERING O | | 4AH | | 6AH | ŧ | | | |
| BUFFERING O | N | 4BH | 5BH | 6BH | 1 + | | | |


S100 I/O Port designations

| NXXO | I/O port status byte | ххх5 | Parallel A input port |
|------|----------------------|------|-------------------------------|
| xxx1 | Serial A input port | жххь | Serial B output port |
| xxx2 | Command Port | мжж7 | Break/Full Buffer status port |
| Еккк | Serial B input port | кккВ | Parallel B output port |
| xxx4 | Serial A output port | xxx9 | dedicated - don't use |
| | | | |

Status Ports

| Dit Char | | 1 770 1 3 3 3 5 B km (5 m) 03 |
|-----------|--|--|
| Bit Sta | te | 1 To port Status Byte (XXXV) |
| DO 0 | • | port xxx1 Ser A input has data |
| D1 0 1 | | l port xxx3 Ser B input has data l port xxx3 Ser B NOT ready |
| D2 0 1 | | ! port xxx5 Par A input has data ! port xxx5 Parallel A NOT ready , |
| D4 0 | t P | : all output ports ready for data: xxx2 Command, xxx4 Ser A, xxx6 Ser B, xxx8 Parallel B output ports xxx2,4,6,8 NOT ready |
| D5 1/0 | not used | not used |
| D6 0 1 | Serial B break received | ! Note: It is important to remember ! that the port status should be ! checked BEFORE the buffer-ful! |
| D7 0 1 | Serial A no break Serial A break received | ! status. Failure to do this will ! result in lost data when a buffer ! fills up !!! |





The BIO-IB is an adapter board used as an aid in hardware interfacing. With a DB-25 connector, this board mounts to an opening in the rear panel of your computer. A ribbon cable then extends back to the proper port of the BI/O-1, connectorized at both ends. The same PC board can function as either a serial or parallel interconnect, depending on how (and which) parts are inserted. When wired for serial operation, pull-up resistors and jumpers are provided to simplify the definition of the handshake protocol, and whether the I/O device is a "receiver" or "transmitter". When wired for parallel operation, a jumper (JU 26) may be installed to connect the STB* to ACK* lines, if the peripheral does not provide the acknowledge.

SERIAL CONNECTION

First check the board on both sides visually and with an ohmmeter for shorts between runners. The component side is the side marked "Component Side for Serial I/O". Insert the following parts:

- R1, R2, R3
- [] $\mathbb{C}1$
- R2, R3 Resistor, 1 Kohm, 1/4 W., 5%, carbon film Capacitor, .01 uF, 25 V., +80/-20 %, ceramic disc Capacitor, 15 uF, 16 V., +/- 20%, Al. electrolytic []C2Observe polarity as marked on board!! NOTE:

The parts above are needed only if the peripheral requires pull-up resistors on the DTR, CTS, & DSR lines.

- [] Pin header strips, 1 row, .01" centers, .025" square post JU 21,22 -- 1 strip of 5 pins JU 23-25 -- 3 strips of 2 pins each
- JU 21 % 22 allow the sense for the TX & RX lines to be easly reversed, depending on whether the peripheral is defined as the 'transmitter' or 'receiver' (see EIA RS-232 spec).
- JU 23, 24, & 25 allow the use of RTS to provide the strobe signal for the DTR, CTS, and/or DSR lines, as an alternative to the pull-up resistors. (Refer to schematic on other side of these instructions.)
 - DIP IC Socket, 16 pin [] J1S
 - [] J2 Connector, P.C. mount, DB 25 style, rt. angle, female AMP # 206584-1 or equiv.
 - 4 ea. Mounting hardware: screw, 4-40 x 3/8", nut, lockwasher
 - Shorting jumpers, as required

PARALLEL CONNECTION

Insert the following parts on the side marked "Parallel Interface":

- Pin header strip, as above,
 - 1 row of 2 pins J1P 2 rows 13 pins JU 26
- Connector, P.C. mount, DB 25 style, right angle pins [7 male or female, as required
- [] Hardware, as above

CONNECTOR ASSEMBLIES

Serial Interface: 2 Ft., 16 conductor ribbon cable, .050" spacing

- 16 pin DIP plug A-P # 925120-16-R
- 26 pin IDC plug A-P # 925110-26-R

Parallel Interface: 2 Ft., 26 conductor ribbon cable, as above 26 pin IDC plug, as above

ORDERING INFORMATION Oct. 10, 1984

TO ORDER -- Please check the items desired:

PROTOTYPING BOARD price information:

| PTB-1 | with documentation | | |
|---------|--|-------------|----------|
| [] | Bare board | | 67.50 |
| ΕJ | Complete kit | | 89.50 |
| [] | Assembled and tested | \$ | 95.00 |
| E 3 | Complete instruction manual (Refundable | \$ | 5.00 |
| | with PTB-1 purchase) | | |
| <>< | ><><><><><><> | <> | (><><> |
| | | | |
| | BUFFERED I/O BOARD price information: | | |
| BI/O-1 | with documentation and ROM 1 source code. | | |
| [] | Bare board with heat-sink | \$ | 57.95 |
| [] | Complete kit, 64K, WITH eprom & source | \$ 0 | 289.00 |
| E 3 | Assembled and soldered, but WITHOUT ic's | \$ | 159.00 |
| | or eprom. You use your own, and test it. | | |
| [] | Assembled and tested, with 64 Kbyte of | \$. | 325.00 |
| | ram, 3.62 MHz crystal, and source code. | | |
| BIZO T | nterface board. This board mounts to the rear | | |
| | el of your computer via a DB-25 connector. It | | |
| | be wired for serial or parallel port operation | | |
| [] | BI/O I-B, bare board w/documentation | \$ | 9.95 |
| [] | Complete kit, serial or parallel oper. | \$ | 25.00 |
| [] | Assembled and tested, serial operation | \$ | 35.00 |
| [] | Assembled and tested, parallel operation | \$ | 30.00 |
| Miscell | l aneous | | |
| [] | Serial cable assembly for BI/O I-B. 1.5 ft. | ₫. | 10.95 |
| [] | Parallel cable assembly as above | | 8.95 |
| [] | ROM 1 programmed eprom, 350 nS, with source | | 30.00 |
| [] | Crystal, 3.6282 MHz. | | 7.00 |
| [] | I-C set with programmed eprom | | 145.50 |
| - | | | |
| | ntation | - | - ^^ |
| [] | , | - | 5.00 |
| [3 | Source code for ROM 1 (Both above refundable with BI/O-1 purchase) | * | 15.00 |
| [] | Source code for Utility Program below | \$ | 20.00 |
| [] | Disk, containing the source and data files for | | |
| | the eprom, ROM 1, and a utility program for | | |
| | easy formatting of the BI/O-1 for your system | | |
| | (8" ss,sd) | \$ | 35.00 |
| | Please add \$3.00 for shipping & handling | | 3.00 |
| | (or \$1.50 for documentation only) | | - |
| | TOTAL | | |
| | IUIAL | | |

<Ordering information continued on other side>

(Please add to SUB-TOTAL on other side)

| ORDERI | NG INF | ORMATIC | DN C | ONTIN | NUED |
|---------------------|---|-------------------------------|--------------------------|---------------------------------------|----------------|
| VDB-A2 Video | Board can be board with st | ordered in 3 andard 24 × 8 | ways: O source | code. ¶ | 4 9.50 |
| incl | udes heat sink lete kit less | and phono co | nnector. | | 197.50 |
| epro | ms & crystal t | o match Rel # | , below) | | 182.50 |
| () Asse you | mbled & solder get your own & | ed, but WITHU test. (state | erystal | F | 182.30 |
| VDB-A2 Asse | mbled and test | ed, with prog | rammed ep | roms • | 259.00 |
| [] With | standard 24 x VIDSTAR (Word | star/dBase II |) source | code | 279.00 |
| E3 With "VID | VIDSTAR 25th STAR" emulates | line non-scro the Televide | olling, st eo 920 ter | atus minal! | 285.00 |
| ROM 1 Pre- | programmed epr ase 1.x : 24 1 | oms for above | source c | ode std. | 18.50 |
| [] Rele | ase 3.x : VIDS | TAR for Words | star / dBA | SE II | 28.50 |
| [] Rele | ase 4.x : VIDS | TAR 25th line | non-scrc | olling | 32.50 |
| Character 6e | nerator eproms | , 12716, 450 | nS (ok at | 4 MHz) | 18.50 |
| | 2 Std. alpha- 3 Braphics, B | | | | 18.50 |
| Source and D | eta on 8" SSSI ease 1.x : 24 1 | CP/M(tm) Dis | sc (inc RO | M 2) | 8.50 |
| [] Rele | ase 3.x : VIDS | TAR for Words | star / dBA | ASE II | 22.75 |
| [] Rele | ease 4.x : VIDS | TAR with 25th | line nor | scroll | 27.75 |
| Crystals, HC | -18 size, wire | leads, for f | Rel's 1.x | & 3.x | 7.00 |
| [] 13.6 | 528 MHz crysta) 55 <mark>7 MH</mark> z crysta) | (50 Hz 0) | oreign) 18 | 3.7km2 3.9kHz | 9.00 |
| For Rel. | 2.x (obsolete 340 MHz crystal | and 4.x on? | ly I | | 5.00 |
| [] 9.45 | 500 MHz crystal | (50 Hz fo | ereign) 19 | 5.7kHz | 9.00 |
| Miscellaneou | 15 | | | | |
| [] Seri | .al Keyboard po n-pot set (2 - | ort adapter *: | t Skohm) | | T.B.A. 4.50 |
| [] 7827 | 75 CRT control! | er IC | | | 27.75 73.00 |
| [] Comp | olete set of I | C's & Q1, les | s eproms | | 73.00 |
| Documentatio | | nplete se 10.00 * | purce only 5.00 | ∀ | |
| [] Rele | ease 3.x. | 15.00 | 11.00 | | |
| | ease 4.x, 3 source list | 20.00 5.00 * | 15.00 | | |
| (* | Refundable wit | h VDB-A purci | nase) | | |
| | e add \$3.00 fom 1.50 for docume | | | SUB-TOTAL | 3.00 |
| (111. | residents plea | ase add 7% sa | les tax) | | |
| Prices subj | ject to change | without noti | ce | TOTAL | |
| EJ VIS | BA / [] MASTER | CARD NO | | | |
| Ен | siration date | | I | nit | |
| [] Send C.(| D.D. [] Pa | yment enclose | d Amo | unt \$ | |
| Mail to: | P.O. Box 6 | | | r Phon e: 312) 3 5 9 | - 7337 |
| | Hoffman Est 60195 | ates, Il. | ** C | OMING SOC | N :! |
| The form below | w is your ship | ping label. | Please t | ype or pr | int: |
| a === ====== | | | ======= | | ==== |
| Shin To: | Name | | | | |
| | | | | | |
| | ress | | | | |
| • | City | | | | |
| S | tate | | ZIP | | |