Int 01

lup.gif ldown.gif Interrups Categories Contents

rbline.gif

CPU-generated - SINGLE STEP

Desc: Generated after each instruction if TF (trap flag) is set; TF is cleared on invoking the single-step interrupt handler

Notes: Interrupts are prioritized such that external interrupts are invoked after the INT 01 pushes CS:IP/FLAGS and clears TF, but before the first instruction of the handler executes. Used by debuggers for single-instruction execution tracing, such as MS-DOS DEBUG's T command

See Also: INT 03"CPU"

Category: CPU-Generated - Int 01h - C

rbline.gif

lup.gif ldown.gif Interrups Categories Contents